[mirror_qemu.git] / include / hw / arm / fsl-imx7.h

/*
 * Copyright (c) 2018, Impinj, Inc.
 *
 * i.MX7 SoC definitions
 *
 * Author: Andrey Smirnov <andrew.smirnov@gmail.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef FSL_IMX7_H
#define FSL_IMX7_H

#include "hw/arm/boot.h"
#include "hw/cpu/a15mpcore.h"
#include "hw/intc/imx_gpcv2.h"
#include "hw/misc/imx7_ccm.h"
#include "hw/misc/imx7_snvs.h"
#include "hw/misc/imx7_gpr.h"
#include "hw/misc/imx6_src.h"
#include "hw/watchdog/wdt_imx2.h"
#include "hw/gpio/imx_gpio.h"
#include "hw/char/imx_serial.h"
#include "hw/timer/imx_gpt.h"
#include "hw/timer/imx_epit.h"
#include "hw/i2c/imx_i2c.h"
#include "hw/gpio/imx_gpio.h"
#include "hw/sd/sdhci.h"
#include "hw/ssi/imx_spi.h"
#include "hw/net/imx_fec.h"
#include "hw/pci-host/designware.h"
#include "hw/usb/chipidea.h"
#include "cpu.h"

#define TYPE_FSL_IMX7 "fsl,imx7"
#define FSL_IMX7(obj) OBJECT_CHECK(FslIMX7State, (obj), TYPE_FSL_IMX7)

enum FslIMX7Configuration {
    FSL_IMX7_NUM_CPUS         = 2,
    FSL_IMX7_NUM_UARTS        = 7,
    FSL_IMX7_NUM_ETHS         = 2,
    FSL_IMX7_ETH_NUM_TX_RINGS = 3,
    FSL_IMX7_NUM_USDHCS       = 3,
    FSL_IMX7_NUM_WDTS         = 4,
    FSL_IMX7_NUM_GPTS         = 4,
    FSL_IMX7_NUM_IOMUXCS      = 2,
    FSL_IMX7_NUM_GPIOS        = 7,
    FSL_IMX7_NUM_I2CS         = 4,
    FSL_IMX7_NUM_ECSPIS       = 4,
    FSL_IMX7_NUM_USBS         = 3,
    FSL_IMX7_NUM_ADCS         = 2,
};

typedef struct FslIMX7State {
    /*< private >*/
    DeviceState    parent_obj;

    /*< public >*/
    ARMCPU             cpu[FSL_IMX7_NUM_CPUS];
    A15MPPrivState     a7mpcore;
    IMXGPTState        gpt[FSL_IMX7_NUM_GPTS];
    IMXGPIOState       gpio[FSL_IMX7_NUM_GPIOS];
    IMX7CCMState       ccm;
    IMX7AnalogState    analog;
    IMX7SNVSState      snvs;
    IMXGPCv2State      gpcv2;
    IMXSPIState        spi[FSL_IMX7_NUM_ECSPIS];
    IMXI2CState        i2c[FSL_IMX7_NUM_I2CS];
    IMXSerialState     uart[FSL_IMX7_NUM_UARTS];
    IMXFECState        eth[FSL_IMX7_NUM_ETHS];
    SDHCIState         usdhc[FSL_IMX7_NUM_USDHCS];
    IMX2WdtState       wdt[FSL_IMX7_NUM_WDTS];
    IMX7GPRState       gpr;
    ChipideaState      usb[FSL_IMX7_NUM_USBS];
    DesignwarePCIEHost pcie;
} FslIMX7State;

enum FslIMX7MemoryMap {
    FSL_IMX7_MMDC_ADDR            = 0x80000000,
    FSL_IMX7_MMDC_SIZE            = 2 * 1024 * 1024 * 1024UL,

    FSL_IMX7_GPIO1_ADDR           = 0x30200000,
    FSL_IMX7_GPIO2_ADDR           = 0x30210000,
    FSL_IMX7_GPIO3_ADDR           = 0x30220000,
    FSL_IMX7_GPIO4_ADDR           = 0x30230000,
    FSL_IMX7_GPIO5_ADDR           = 0x30240000,
    FSL_IMX7_GPIO6_ADDR           = 0x30250000,
    FSL_IMX7_GPIO7_ADDR           = 0x30260000,

    FSL_IMX7_IOMUXC_LPSR_GPR_ADDR = 0x30270000,

    FSL_IMX7_WDOG1_ADDR           = 0x30280000,
    FSL_IMX7_WDOG2_ADDR           = 0x30290000,
    FSL_IMX7_WDOG3_ADDR           = 0x302A0000,
    FSL_IMX7_WDOG4_ADDR           = 0x302B0000,

    FSL_IMX7_IOMUXC_LPSR_ADDR     = 0x302C0000,

    FSL_IMX7_GPT1_ADDR            = 0x302D0000,
    FSL_IMX7_GPT2_ADDR            = 0x302E0000,
    FSL_IMX7_GPT3_ADDR            = 0x302F0000,
    FSL_IMX7_GPT4_ADDR            = 0x30300000,

    FSL_IMX7_IOMUXC_ADDR          = 0x30330000,
    FSL_IMX7_IOMUXC_GPR_ADDR      = 0x30340000,
    FSL_IMX7_IOMUXCn_SIZE         = 0x1000,

    FSL_IMX7_ANALOG_ADDR          = 0x30360000,
    FSL_IMX7_SNVS_ADDR            = 0x30370000,
    FSL_IMX7_CCM_ADDR             = 0x30380000,

    FSL_IMX7_SRC_ADDR             = 0x30390000,
    FSL_IMX7_SRC_SIZE             = 0x1000,

    FSL_IMX7_ADC1_ADDR            = 0x30610000,
    FSL_IMX7_ADC2_ADDR            = 0x30620000,
    FSL_IMX7_ADCn_SIZE            = 0x1000,

    FSL_IMX7_PCIE_PHY_ADDR        = 0x306D0000,
    FSL_IMX7_PCIE_PHY_SIZE        = 0x10000,

    FSL_IMX7_GPC_ADDR             = 0x303A0000,

    FSL_IMX7_I2C1_ADDR            = 0x30A20000,
    FSL_IMX7_I2C2_ADDR            = 0x30A30000,
    FSL_IMX7_I2C3_ADDR            = 0x30A40000,
    FSL_IMX7_I2C4_ADDR            = 0x30A50000,

    FSL_IMX7_ECSPI1_ADDR          = 0x30820000,
    FSL_IMX7_ECSPI2_ADDR          = 0x30830000,
    FSL_IMX7_ECSPI3_ADDR          = 0x30840000,
    FSL_IMX7_ECSPI4_ADDR          = 0x30630000,

    FSL_IMX7_LCDIF_ADDR           = 0x30730000,
    FSL_IMX7_LCDIF_SIZE           = 0x1000,

    FSL_IMX7_UART1_ADDR           = 0x30860000,
    /*
     * Some versions of the reference manual claim that UART2 is @
     * 0x30870000, but experiments with HW + DT files in upstream
     * Linux kernel show that not to be true and that block is
     * acutally located @ 0x30890000
     */
    FSL_IMX7_UART2_ADDR           = 0x30890000,
    FSL_IMX7_UART3_ADDR           = 0x30880000,
    FSL_IMX7_UART4_ADDR           = 0x30A60000,
    FSL_IMX7_UART5_ADDR           = 0x30A70000,
    FSL_IMX7_UART6_ADDR           = 0x30A80000,
    FSL_IMX7_UART7_ADDR           = 0x30A90000,

    FSL_IMX7_ENET1_ADDR           = 0x30BE0000,
    FSL_IMX7_ENET2_ADDR           = 0x30BF0000,

    FSL_IMX7_USB1_ADDR            = 0x30B10000,
    FSL_IMX7_USBMISC1_ADDR        = 0x30B10200,
    FSL_IMX7_USB2_ADDR            = 0x30B20000,
    FSL_IMX7_USBMISC2_ADDR        = 0x30B20200,
    FSL_IMX7_USB3_ADDR            = 0x30B30000,
    FSL_IMX7_USBMISC3_ADDR        = 0x30B30200,
    FSL_IMX7_USBMISCn_SIZE        = 0x200,

    FSL_IMX7_USDHC1_ADDR          = 0x30B40000,
    FSL_IMX7_USDHC2_ADDR          = 0x30B50000,
    FSL_IMX7_USDHC3_ADDR          = 0x30B60000,

    FSL_IMX7_SDMA_ADDR            = 0x30BD0000,
    FSL_IMX7_SDMA_SIZE            = 0x1000,

    FSL_IMX7_A7MPCORE_ADDR        = 0x31000000,
    FSL_IMX7_A7MPCORE_DAP_ADDR    = 0x30000000,

    FSL_IMX7_PCIE_REG_ADDR        = 0x33800000,
    FSL_IMX7_PCIE_REG_SIZE        = 16 * 1024,

    FSL_IMX7_GPR_ADDR             = 0x30340000,

    FSL_IMX7_DMA_APBH_ADDR        = 0x33000000,
    FSL_IMX7_DMA_APBH_SIZE        = 0x2000,
};

enum FslIMX7IRQs {
    FSL_IMX7_USDHC1_IRQ   = 22,
    FSL_IMX7_USDHC2_IRQ   = 23,
    FSL_IMX7_USDHC3_IRQ   = 24,

    FSL_IMX7_UART1_IRQ    = 26,
    FSL_IMX7_UART2_IRQ    = 27,
    FSL_IMX7_UART3_IRQ    = 28,
    FSL_IMX7_UART4_IRQ    = 29,
    FSL_IMX7_UART5_IRQ    = 30,
    FSL_IMX7_UART6_IRQ    = 16,

    FSL_IMX7_ECSPI1_IRQ   = 31,
    FSL_IMX7_ECSPI2_IRQ   = 32,
    FSL_IMX7_ECSPI3_IRQ   = 33,
    FSL_IMX7_ECSPI4_IRQ   = 34,

    FSL_IMX7_I2C1_IRQ     = 35,
    FSL_IMX7_I2C2_IRQ     = 36,
    FSL_IMX7_I2C3_IRQ     = 37,
    FSL_IMX7_I2C4_IRQ     = 38,

    FSL_IMX7_USB1_IRQ     = 43,
    FSL_IMX7_USB2_IRQ     = 42,
    FSL_IMX7_USB3_IRQ     = 40,

    FSL_IMX7_PCI_INTA_IRQ = 125,
    FSL_IMX7_PCI_INTB_IRQ = 124,
    FSL_IMX7_PCI_INTC_IRQ = 123,
    FSL_IMX7_PCI_INTD_IRQ = 122,

    FSL_IMX7_UART7_IRQ    = 126,

#define FSL_IMX7_ENET_IRQ(i, n)  ((n) + ((i) ? 100 : 118))

    FSL_IMX7_MAX_IRQ      = 128,
};

#endif /* FSL_IMX7_H */
Commit	Line	Data
757282ad AS	1	/*
	2	* Copyright (c) 2018, Impinj, Inc.
	3	*
	4	* i.MX7 SoC definitions
	5	*
	6	* Author: Andrey Smirnov <andrew.smirnov@gmail.com>
	7	*
	8	* This program is free software; you can redistribute it and/or modify
	9	* it under the terms of the GNU General Public License as published by
	10	* the Free Software Foundation; either version 2 of the License, or
	11	* (at your option) any later version.
	12	*
	13	* This program is distributed in the hope that it will be useful,
	14	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	15	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	16	* GNU General Public License for more details.
	17	*/
	18
	19	#ifndef FSL_IMX7_H
	20	#define FSL_IMX7_H
	21
12ec8bd5	22	#include "hw/arm/boot.h"
757282ad AS	23	#include "hw/cpu/a15mpcore.h"
	24	#include "hw/intc/imx_gpcv2.h"
	25	#include "hw/misc/imx7_ccm.h"
	26	#include "hw/misc/imx7_snvs.h"
	27	#include "hw/misc/imx7_gpr.h"
	28	#include "hw/misc/imx6_src.h"
37f95959	29	#include "hw/watchdog/wdt_imx2.h"
757282ad AS	30	#include "hw/gpio/imx_gpio.h"
	31	#include "hw/char/imx_serial.h"
	32	#include "hw/timer/imx_gpt.h"
	33	#include "hw/timer/imx_epit.h"
	34	#include "hw/i2c/imx_i2c.h"
	35	#include "hw/gpio/imx_gpio.h"
	36	#include "hw/sd/sdhci.h"
	37	#include "hw/ssi/imx_spi.h"
	38	#include "hw/net/imx_fec.h"
	39	#include "hw/pci-host/designware.h"
	40	#include "hw/usb/chipidea.h"
757282ad AS	41	#include "cpu.h"
	42
	43	#define TYPE_FSL_IMX7 "fsl,imx7"
	44	#define FSL_IMX7(obj) OBJECT_CHECK(FslIMX7State, (obj), TYPE_FSL_IMX7)
	45
	46	enum FslIMX7Configuration {
	47	FSL_IMX7_NUM_CPUS = 2,
	48	FSL_IMX7_NUM_UARTS = 7,
	49	FSL_IMX7_NUM_ETHS = 2,
	50	FSL_IMX7_ETH_NUM_TX_RINGS = 3,
	51	FSL_IMX7_NUM_USDHCS = 3,
	52	FSL_IMX7_NUM_WDTS = 4,
	53	FSL_IMX7_NUM_GPTS = 4,
	54	FSL_IMX7_NUM_IOMUXCS = 2,
	55	FSL_IMX7_NUM_GPIOS = 7,
	56	FSL_IMX7_NUM_I2CS = 4,
	57	FSL_IMX7_NUM_ECSPIS = 4,
	58	FSL_IMX7_NUM_USBS = 3,
	59	FSL_IMX7_NUM_ADCS = 2,
	60	};
	61
	62	typedef struct FslIMX7State {
	63	/< private >/
	64	DeviceState parent_obj;
	65
	66	/< public >/
	67	ARMCPU cpu[FSL_IMX7_NUM_CPUS];
	68	A15MPPrivState a7mpcore;
	69	IMXGPTState gpt[FSL_IMX7_NUM_GPTS];
	70	IMXGPIOState gpio[FSL_IMX7_NUM_GPIOS];
	71	IMX7CCMState ccm;
	72	IMX7AnalogState analog;
	73	IMX7SNVSState snvs;
	74	IMXGPCv2State gpcv2;
	75	IMXSPIState spi[FSL_IMX7_NUM_ECSPIS];
	76	IMXI2CState i2c[FSL_IMX7_NUM_I2CS];
	77	IMXSerialState uart[FSL_IMX7_NUM_UARTS];
	78	IMXFECState eth[FSL_IMX7_NUM_ETHS];
	79	SDHCIState usdhc[FSL_IMX7_NUM_USDHCS];
	80	IMX2WdtState wdt[FSL_IMX7_NUM_WDTS];
	81	IMX7GPRState gpr;
	82	ChipideaState usb[FSL_IMX7_NUM_USBS];
	83	DesignwarePCIEHost pcie;
	84	} FslIMX7State;
	85
	86	enum FslIMX7MemoryMap {
	87	FSL_IMX7_MMDC_ADDR = 0x80000000,
	88	FSL_IMX7_MMDC_SIZE = 2 * 1024 * 1024 * 1024UL,
	89
	90	FSL_IMX7_GPIO1_ADDR = 0x30200000,
	91	FSL_IMX7_GPIO2_ADDR = 0x30210000,
	92	FSL_IMX7_GPIO3_ADDR = 0x30220000,
	93	FSL_IMX7_GPIO4_ADDR = 0x30230000,
	94	FSL_IMX7_GPIO5_ADDR = 0x30240000,
	95	FSL_IMX7_GPIO6_ADDR = 0x30250000,
	96	FSL_IMX7_GPIO7_ADDR = 0x30260000,
	97
	98	FSL_IMX7_IOMUXC_LPSR_GPR_ADDR = 0x30270000,
	99
	100	FSL_IMX7_WDOG1_ADDR = 0x30280000,
	101	FSL_IMX7_WDOG2_ADDR = 0x30290000,
	102	FSL_IMX7_WDOG3_ADDR = 0x302A0000,
	103	FSL_IMX7_WDOG4_ADDR = 0x302B0000,
	104
105	FSL_IMX7_IOMUXC_LPSR_ADDR = 0x302C0000,
106
107	FSL_IMX7_GPT1_ADDR = 0x302D0000,
108	FSL_IMX7_GPT2_ADDR = 0x302E0000,
109	FSL_IMX7_GPT3_ADDR = 0x302F0000,
110	FSL_IMX7_GPT4_ADDR = 0x30300000,
111
112	FSL_IMX7_IOMUXC_ADDR = 0x30330000,
113	FSL_IMX7_IOMUXC_GPR_ADDR = 0x30340000,
114	FSL_IMX7_IOMUXCn_SIZE = 0x1000,
115
116	FSL_IMX7_ANALOG_ADDR = 0x30360000,
117	FSL_IMX7_SNVS_ADDR = 0x30370000,
118	FSL_IMX7_CCM_ADDR = 0x30380000,
119
120	FSL_IMX7_SRC_ADDR = 0x30390000,
121	FSL_IMX7_SRC_SIZE = 0x1000,
122
123	FSL_IMX7_ADC1_ADDR = 0x30610000,
124	FSL_IMX7_ADC2_ADDR = 0x30620000,
125	FSL_IMX7_ADCn_SIZE = 0x1000,
6ee51e96 AS	126
	127	FSL_IMX7_PCIE_PHY_ADDR = 0x306D0000,
	128	FSL_IMX7_PCIE_PHY_SIZE = 0x10000,
757282ad AS	129
	130	FSL_IMX7_GPC_ADDR = 0x303A0000,
	131
	132	FSL_IMX7_I2C1_ADDR = 0x30A20000,
	133	FSL_IMX7_I2C2_ADDR = 0x30A30000,
	134	FSL_IMX7_I2C3_ADDR = 0x30A40000,
	135	FSL_IMX7_I2C4_ADDR = 0x30A50000,
	136
	137	FSL_IMX7_ECSPI1_ADDR = 0x30820000,
	138	FSL_IMX7_ECSPI2_ADDR = 0x30830000,
	139	FSL_IMX7_ECSPI3_ADDR = 0x30840000,
	140	FSL_IMX7_ECSPI4_ADDR = 0x30630000,
	141
	142	FSL_IMX7_LCDIF_ADDR = 0x30730000,
	143	FSL_IMX7_LCDIF_SIZE = 0x1000,
	144
	145	FSL_IMX7_UART1_ADDR = 0x30860000,
	146	/*
	147	* Some versions of the reference manual claim that UART2 is @
	148	* 0x30870000, but experiments with HW + DT files in upstream
	149	* Linux kernel show that not to be true and that block is
	150	* acutally located @ 0x30890000
	151	*/
	152	FSL_IMX7_UART2_ADDR = 0x30890000,
	153	FSL_IMX7_UART3_ADDR = 0x30880000,
	154	FSL_IMX7_UART4_ADDR = 0x30A60000,
	155	FSL_IMX7_UART5_ADDR = 0x30A70000,
	156	FSL_IMX7_UART6_ADDR = 0x30A80000,
	157	FSL_IMX7_UART7_ADDR = 0x30A90000,
	158
	159	FSL_IMX7_ENET1_ADDR = 0x30BE0000,
	160	FSL_IMX7_ENET2_ADDR = 0x30BF0000,
	161
	162	FSL_IMX7_USB1_ADDR = 0x30B10000,
	163	FSL_IMX7_USBMISC1_ADDR = 0x30B10200,
	164	FSL_IMX7_USB2_ADDR = 0x30B20000,
	165	FSL_IMX7_USBMISC2_ADDR = 0x30B20200,
	166	FSL_IMX7_USB3_ADDR = 0x30B30000,
	167	FSL_IMX7_USBMISC3_ADDR = 0x30B30200,
	168	FSL_IMX7_USBMISCn_SIZE = 0x200,
	169
	170	FSL_IMX7_USDHC1_ADDR = 0x30B40000,
	171	FSL_IMX7_USDHC2_ADDR = 0x30B50000,
	172	FSL_IMX7_USDHC3_ADDR = 0x30B60000,
	173
	174	FSL_IMX7_SDMA_ADDR = 0x30BD0000,
	175	FSL_IMX7_SDMA_SIZE = 0x1000,
	176
	177	FSL_IMX7_A7MPCORE_ADDR = 0x31000000,
	178	FSL_IMX7_A7MPCORE_DAP_ADDR = 0x30000000,
	179
	180	FSL_IMX7_PCIE_REG_ADDR = 0x33800000,
	181	FSL_IMX7_PCIE_REG_SIZE = 16 * 1024,
	182
	183	FSL_IMX7_GPR_ADDR = 0x30340000,
f0d877dc AS	184
	185	FSL_IMX7_DMA_APBH_ADDR = 0x33000000,
	186	FSL_IMX7_DMA_APBH_SIZE = 0x2000,
757282ad AS	187	};
	188
	189	enum FslIMX7IRQs {
	190	FSL_IMX7_USDHC1_IRQ = 22,
	191	FSL_IMX7_USDHC2_IRQ = 23,
	192	FSL_IMX7_USDHC3_IRQ = 24,
	193
	194	FSL_IMX7_UART1_IRQ = 26,
	195	FSL_IMX7_UART2_IRQ = 27,
	196	FSL_IMX7_UART3_IRQ = 28,
	197	FSL_IMX7_UART4_IRQ = 29,
	198	FSL_IMX7_UART5_IRQ = 30,
	199	FSL_IMX7_UART6_IRQ = 16,
	200
	201	FSL_IMX7_ECSPI1_IRQ = 31,
	202	FSL_IMX7_ECSPI2_IRQ = 32,
	203	FSL_IMX7_ECSPI3_IRQ = 33,
	204	FSL_IMX7_ECSPI4_IRQ = 34,
	205
	206	FSL_IMX7_I2C1_IRQ = 35,
	207	FSL_IMX7_I2C2_IRQ = 36,
	208	FSL_IMX7_I2C3_IRQ = 37,
	209	FSL_IMX7_I2C4_IRQ = 38,
	210
	211	FSL_IMX7_USB1_IRQ = 43,
	212	FSL_IMX7_USB2_IRQ = 42,
	213	FSL_IMX7_USB3_IRQ = 40,
	214
01b96ec8 AS	215	FSL_IMX7_PCI_INTA_IRQ = 125,
	216	FSL_IMX7_PCI_INTB_IRQ = 124,
	217	FSL_IMX7_PCI_INTC_IRQ = 123,
	218	FSL_IMX7_PCI_INTD_IRQ = 122,
757282ad AS	219
	220	FSL_IMX7_UART7_IRQ = 126,
	221
	222	#define FSL_IMX7_ENET_IRQ(i, n) ((n) + ((i) ? 100 : 118))
	223
	224	FSL_IMX7_MAX_IRQ = 128,
	225	};
	226
	227	#endif /* FSL_IMX7_H */