]> git.proxmox.com Git - mirror_qemu.git/blame - include/hw/arm/msf2-soc.h
Use DECLARE_*CHECKER* macros
[mirror_qemu.git] / include / hw / arm / msf2-soc.h
CommitLineData
ebc1fbb4
SS
1/*
2 * Microsemi Smartfusion2 SoC
3 *
4 * Copyright (c) 2017 Subbaraya Sundeep <sundeep.lkml@gmail.com>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24
25#ifndef HW_ARM_MSF2_SOC_H
26#define HW_ARM_MSF2_SOC_H
27
28#include "hw/arm/armv7m.h"
29#include "hw/timer/mss-timer.h"
30#include "hw/misc/msf2-sysreg.h"
31#include "hw/ssi/mss-spi.h"
05b7374a 32#include "hw/net/msf2-emac.h"
db1015e9 33#include "qom/object.h"
ebc1fbb4
SS
34
35#define TYPE_MSF2_SOC "msf2-soc"
db1015e9 36typedef struct MSF2State MSF2State;
8110fa1d
EH
37DECLARE_INSTANCE_CHECKER(MSF2State, MSF2_SOC,
38 TYPE_MSF2_SOC)
ebc1fbb4
SS
39
40#define MSF2_NUM_SPIS 2
41#define MSF2_NUM_UARTS 2
42
43/*
44 * System timer consists of two programmable 32-bit
45 * decrementing counters that generate individual interrupts to
46 * the Cortex-M3 processor
47 */
48#define MSF2_NUM_TIMERS 2
49
db1015e9 50struct MSF2State {
ebc1fbb4
SS
51 /*< private >*/
52 SysBusDevice parent_obj;
53 /*< public >*/
54
55 ARMv7MState armv7m;
56
57 char *cpu_type;
58 char *part_name;
59 uint64_t envm_size;
60 uint64_t esram_size;
61
62 uint32_t m3clk;
63 uint8_t apb0div;
64 uint8_t apb1div;
65
66 MSF2SysregState sysreg;
67 MSSTimerState timer;
68 MSSSpiState spi[MSF2_NUM_SPIS];
05b7374a 69 MSF2EmacState emac;
db1015e9 70};
ebc1fbb4
SS
71
72#endif