]> git.proxmox.com Git - mirror_qemu.git/blame - include/hw/boards.h
failover: Remove primary_dev member
[mirror_qemu.git] / include / hw / boards.h
CommitLineData
87ecb68b
PB
1/* Declarations for use by board files for creating devices. */
2
3#ifndef HW_BOARDS_H
4#define HW_BOARDS_H
5
d4842052 6#include "exec/memory.h"
aa8b1839 7#include "sysemu/hostmem.h"
9c17d615 8#include "sysemu/blockdev.h"
ac2da55e 9#include "sysemu/accel.h"
8ac25c84 10#include "qapi/qapi-types-machine.h"
0b8fa32f 11#include "qemu/module.h"
36d20cb2 12#include "qom/object.h"
2e5b09fd 13#include "hw/core/cpu.h"
b6b61144 14
dfabb8b9 15#define TYPE_MACHINE_SUFFIX "-machine"
c84a8f01
EH
16
17/* Machine class name that needs to be used for class-name-based machine
18 * type lookup to work.
19 */
20#define MACHINE_TYPE_NAME(machinename) (machinename TYPE_MACHINE_SUFFIX)
21
36d20cb2 22#define TYPE_MACHINE "machine"
c8897e8e 23#undef MACHINE /* BSD defines it and QEMU does not use it */
a489d195 24OBJECT_DECLARE_TYPE(MachineState, MachineClass, MACHINE)
36d20cb2 25
0056ae24
MA
26extern MachineState *current_machine;
27
482dfe9a 28void machine_run_board_init(MachineState *machine);
5e97b623 29bool machine_usb(MachineState *machine);
6cabe7fa 30int machine_phandle_start(MachineState *machine);
47c8ca53 31bool machine_dump_guest_core(MachineState *machine);
75cc7f01 32bool machine_mem_merge(MachineState *machine);
f2d672c2 33HotpluggableCPUList *machine_query_hotpluggable_cpus(MachineState *machine);
7c88e65d
IM
34void machine_set_cpu_numa_node(MachineState *machine,
35 const CpuInstanceProperties *props,
36 Error **errp);
5e97b623 37
0bd1909d 38void machine_class_allow_dynamic_sysbus_dev(MachineClass *mc, const char *type);
82b911aa
IM
39/*
40 * Checks that backend isn't used, preps it for exclusive usage and
41 * returns migratable MemoryRegion provided by backend.
42 */
43MemoryRegion *machine_consume_memdev(MachineState *machine,
44 HostMemoryBackend *backend);
0bd1909d 45
3811ef14
IM
46/**
47 * CPUArchId:
48 * @arch_id - architecture-dependent CPU ID of present or possible CPU
49 * @cpu - pointer to corresponding CPU object if it's present on NULL otherwise
d342eb76 50 * @type - QOM class name of possible @cpu object
c67ae933 51 * @props - CPU object properties, initialized by board
f2d672c2 52 * #vcpus_count - number of threads provided by @cpu object
3811ef14 53 */
a44432b4 54typedef struct CPUArchId {
3811ef14 55 uint64_t arch_id;
f2d672c2 56 int64_t vcpus_count;
c67ae933 57 CpuInstanceProperties props;
8aba3842 58 Object *cpu;
d342eb76 59 const char *type;
3811ef14
IM
60} CPUArchId;
61
62/**
63 * CPUArchIdList:
64 * @len - number of @CPUArchId items in @cpus array
65 * @cpus - array of present or possible CPUs for current machine configuration
66 */
67typedef struct {
68 int len;
880a7817 69 CPUArchId cpus[];
3811ef14
IM
70} CPUArchIdList;
71
36d20cb2
MA
72/**
73 * MachineClass:
08fe6824
TH
74 * @deprecation_reason: If set, the machine is marked as deprecated. The
75 * string should provide some clear information about what to use instead.
72649619
EC
76 * @max_cpus: maximum number of CPUs supported. Default: 1
77 * @min_cpus: minimum number of CPUs supported. Default: 1
78 * @default_cpus: number of CPUs instantiated if none are specified. Default: 1
ea0ac7f6
PMD
79 * @is_default:
80 * If true QEMU will use this machine by default if no '-M' option is given.
b7454548
IM
81 * @get_hotplug_handler: this function is called during bus-less
82 * device hotplug. If defined it returns pointer to an instance
83 * of HotplugHandler object, which handles hotplug operation
84 * for a given @dev. It may return NULL if @dev doesn't require
85 * any actions to be performed by hotplug handler.
ea089eeb
IM
86 * @cpu_index_to_instance_props:
87 * used to provide @cpu_index to socket/core/thread number mapping, allowing
88 * legacy code to perform maping from cpu_index to topology properties
89 * Returns: tuple of socket/core/thread ids given cpu_index belongs to.
57924bcd
IM
90 * used to provide @cpu_index to socket number mapping, allowing
91 * a machine to group CPU threads belonging to the same socket/package
92 * Returns: socket number given cpu_index belongs to.
fac862ff
EH
93 * @hw_version:
94 * Value of QEMU_VERSION when the machine was added to QEMU.
95 * Set only by old machines because they need to keep
96 * compatibility on code that exposed QEMU_VERSION to guests in
97 * the past (and now use qemu_hw_version()).
3811ef14
IM
98 * @possible_cpu_arch_ids:
99 * Returns an array of @CPUArchId architecture-dependent CPU IDs
100 * which includes CPU IDs for present and possible to hotplug CPUs.
101 * Caller is responsible for freeing returned list.
79e07936
IM
102 * @get_default_cpu_node_id:
103 * returns default board specific node_id value for CPU slot specified by
104 * index @idx in @ms->possible_cpus[]
c5514d0e
IM
105 * @has_hotpluggable_cpus:
106 * If true, board supports CPUs creation with -device/device_add.
6063d4c0
IM
107 * @default_cpu_type:
108 * specifies default CPU_TYPE, which will be used for parsing target
109 * specific features and for creating CPUs if CPU name wasn't provided
110 * explicitly at CLI
20bccb82
PM
111 * @minimum_page_bits:
112 * If non-zero, the board promises never to create a CPU with a page size
113 * smaller than this, so QEMU can use a more efficient larger page
114 * size than the target architecture's minimum. (Attempting to create
115 * such a CPU will fail.) Note that changing this is a migration
116 * compatibility break for the machine.
ed860129
PM
117 * @ignore_memory_transaction_failures:
118 * If this is flag is true then the CPU will ignore memory transaction
119 * failures which should cause the CPU to take an exception due to an
120 * access to an unassigned physical address; the transaction will instead
121 * return zero (for a read) or be ignored (for a write). This should be
122 * set only by legacy board models which rely on the old RAZ/WI behaviour
123 * for handling devices that QEMU does not yet model. New board models
124 * should instead use "unimplemented-device" for all memory ranges where
125 * the guest will attempt to probe for a device that QEMU doesn't
126 * implement and a stub device is required.
dc0ca80e
EA
127 * @kvm_type:
128 * Return the type of KVM corresponding to the kvm-type string option or
129 * computed based on other criteria such as the host kernel capabilities.
cd5ff833
IM
130 * @numa_mem_supported:
131 * true if '--numa node.mem' option is supported and false otherwise
6f479566
LX
132 * @smp_parse:
133 * The function pointer to hook different machine specific functions for
134 * parsing "smp-opts" from QemuOpts to MachineState::CpuTopology and more
135 * machine specific topology fields, such as smp_dies for PCMachine.
d2321d31
PX
136 * @hotplug_allowed:
137 * If the hook is provided, then it'll be called for each device
138 * hotplug to check whether the device hotplug is allowed. Return
139 * true to grant allowance or false to reject the hotplug. When
140 * false is returned, an error must be set to show the reason of
141 * the rejection. If the hook is not provided, all hotplug will be
142 * allowed.
900c0ba3
IM
143 * @default_ram_id:
144 * Specifies inital RAM MemoryRegion name to be used for default backend
145 * creation if user explicitly hasn't specified backend with "memory-backend"
146 * property.
147 * It also will be used as a way to optin into "-m" option support.
148 * If it's not set by board, '-m' will be ignored and generic code will
149 * not create default RAM MemoryRegion.
5c30ef93
CB
150 * @fixup_ram_size:
151 * Amends user provided ram size (with -m option) using machine
152 * specific algorithm. To be used by old machine types for compat
153 * purposes only.
154 * Applies only to default memory backend, i.e., explicit memory backend
155 * wasn't used.
36d20cb2
MA
156 */
157struct MachineClass {
158 /*< private >*/
159 ObjectClass parent_class;
160 /*< public >*/
161
2709f263 162 const char *family; /* NULL iff @name identifies a standalone machtype */
8ea75371 163 char *name;
00b4fbe2
MA
164 const char *alias;
165 const char *desc;
08fe6824 166 const char *deprecation_reason;
00b4fbe2 167
3ef96221 168 void (*init)(MachineState *state);
a0628599 169 void (*reset)(MachineState *state);
4b5e06c9 170 void (*wakeup)(MachineState *state);
dc0ca80e 171 int (*kvm_type)(MachineState *machine, const char *arg);
6f479566 172 void (*smp_parse)(MachineState *ms, QemuOpts *opts);
00b4fbe2
MA
173
174 BlockInterfaceType block_default_type;
16026518 175 int units_per_default_bus;
00b4fbe2 176 int max_cpus;
72649619
EC
177 int min_cpus;
178 int default_cpus;
00b4fbe2
MA
179 unsigned int no_serial:1,
180 no_parallel:1,
00b4fbe2
MA
181 no_floppy:1,
182 no_cdrom:1,
33cd52b5 183 no_sdcard:1,
bab47d9a
GH
184 pci_allow_0_address:1,
185 legacy_fw_cfg_order:1;
ea0ac7f6 186 bool is_default;
00b4fbe2
MA
187 const char *default_machine_opts;
188 const char *default_boot_order;
6f00494a 189 const char *default_display;
b66bbee3 190 GPtrArray *compat_props;
00b4fbe2 191 const char *hw_version;
076b35b5 192 ram_addr_t default_ram_size;
6063d4c0 193 const char *default_cpu_type;
b2fc91db 194 bool default_kernel_irqchip_split;
71ae9e94
EH
195 bool option_rom_has_mr;
196 bool rom_file_has_mr;
20bccb82 197 int minimum_page_bits;
c5514d0e 198 bool has_hotpluggable_cpus;
ed860129 199 bool ignore_memory_transaction_failures;
55641213 200 int numa_mem_align_shift;
c9cf636d 201 const char **valid_cpu_types;
0bd1909d 202 strList *allowed_dynamic_sysbus_devices;
7b8be49d 203 bool auto_enable_numa_with_memhp;
195784a0 204 bool auto_enable_numa_with_memdev;
907aac2f 205 bool ignore_boot_device_suffixes;
7fccf2a0 206 bool smbus_no_migration_support;
f6a0d06b 207 bool nvdimm_supported;
cd5ff833 208 bool numa_mem_supported;
0533ef5f 209 bool auto_enable_numa;
900c0ba3 210 const char *default_ram_id;
b7454548
IM
211
212 HotplugHandler *(*get_hotplug_handler)(MachineState *machine,
213 DeviceState *dev);
d2321d31
PX
214 bool (*hotplug_allowed)(MachineState *state, DeviceState *dev,
215 Error **errp);
ea089eeb
IM
216 CpuInstanceProperties (*cpu_index_to_instance_props)(MachineState *machine,
217 unsigned cpu_index);
80e5db30 218 const CPUArchIdList *(*possible_cpu_arch_ids)(MachineState *machine);
79e07936 219 int64_t (*get_default_cpu_node_id)(const MachineState *ms, int idx);
5c30ef93 220 ram_addr_t (*fixup_ram_size)(ram_addr_t size);
36d20cb2
MA
221};
222
b0c14ec4 223/**
e017da37 224 * DeviceMemoryState:
b0c14ec4
DH
225 * @base: address in guest physical address space where the memory
226 * address space for memory devices starts
227 * @mr: address space container for memory devices
228 */
e017da37 229typedef struct DeviceMemoryState {
b0c14ec4
DH
230 hwaddr base;
231 MemoryRegion mr;
e017da37 232} DeviceMemoryState;
b0c14ec4 233
edeeec91
LX
234/**
235 * CpuTopology:
236 * @cpus: the number of present logical processors on the machine
237 * @cores: the number of cores in one package
238 * @threads: the number of threads in one core
8cb30e3a 239 * @sockets: the number of sockets on the machine
edeeec91
LX
240 * @max_cpus: the maximum number of logical processors on the machine
241 */
242typedef struct CpuTopology {
243 unsigned int cpus;
244 unsigned int cores;
245 unsigned int threads;
8cb30e3a 246 unsigned int sockets;
edeeec91
LX
247 unsigned int max_cpus;
248} CpuTopology;
249
36d20cb2
MA
250/**
251 * MachineState:
252 */
253struct MachineState {
254 /*< private >*/
255 Object parent_obj;
33cd52b5
AG
256 Notifier sysbus_notifier;
257
36d20cb2
MA
258 /*< public >*/
259
36d20cb2
MA
260 char *dtb;
261 char *dumpdtb;
262 int phandle_start;
263 char *dt_compatible;
264 bool dump_guest_core;
265 bool mem_merge;
266 bool usb;
c6e76503 267 bool usb_disabled;
36d20cb2 268 char *firmware;
a52a7fdf 269 bool iommu;
9850c604 270 bool suppress_vmdesc;
cfc58cf3 271 bool enable_graphics;
db588194 272 char *memory_encryption;
aa8b1839 273 char *ram_memdev_id;
82b911aa
IM
274 /*
275 * convenience alias to ram_memdev_id backend memory region
276 * or to numa container memory region
277 */
278 MemoryRegion *ram;
e017da37 279 DeviceMemoryState *device_memory;
36d20cb2 280
3ef96221 281 ram_addr_t ram_size;
c270fb9e
IM
282 ram_addr_t maxram_size;
283 uint64_t ram_slots;
3ef96221 284 const char *boot_order;
6b1b1440
MA
285 char *kernel_filename;
286 char *kernel_cmdline;
287 char *initrd_filename;
6063d4c0 288 const char *cpu_type;
ac2da55e 289 AccelState *accelerator;
38690a1c 290 CPUArchIdList *possible_cpus;
edeeec91 291 CpuTopology smp;
f6a0d06b 292 struct NVDIMMState *nvdimms_state;
aa570207 293 struct NumaState *numa_state;
36d20cb2
MA
294};
295
ed0b6de3
EH
296#define DEFINE_MACHINE(namestr, machine_initfn) \
297 static void machine_initfn##_class_init(ObjectClass *oc, void *data) \
298 { \
299 MachineClass *mc = MACHINE_CLASS(oc); \
300 machine_initfn(mc); \
301 } \
302 static const TypeInfo machine_initfn##_typeinfo = { \
303 .name = MACHINE_TYPE_NAME(namestr), \
304 .parent = TYPE_MACHINE, \
305 .class_init = machine_initfn##_class_init, \
306 }; \
307 static void machine_initfn##_register_types(void) \
308 { \
309 type_register_static(&machine_initfn##_typeinfo); \
310 } \
0e6aac87 311 type_init(machine_initfn##_register_types)
ed0b6de3 312
3ff3c5d3
CH
313extern GlobalProperty hw_compat_5_1[];
314extern const size_t hw_compat_5_1_len;
315
541aaa1d
CH
316extern GlobalProperty hw_compat_5_0[];
317extern const size_t hw_compat_5_0_len;
318
5f258577
EY
319extern GlobalProperty hw_compat_4_2[];
320extern const size_t hw_compat_4_2_len;
321
9aec2e52
CH
322extern GlobalProperty hw_compat_4_1[];
323extern const size_t hw_compat_4_1_len;
324
9bf2650b
CH
325extern GlobalProperty hw_compat_4_0[];
326extern const size_t hw_compat_4_0_len;
327
abd93cc7
MAL
328extern GlobalProperty hw_compat_3_1[];
329extern const size_t hw_compat_3_1_len;
330
ddb3235d
MAL
331extern GlobalProperty hw_compat_3_0[];
332extern const size_t hw_compat_3_0_len;
333
0d47310b
MAL
334extern GlobalProperty hw_compat_2_12[];
335extern const size_t hw_compat_2_12_len;
336
43df70a9
MAL
337extern GlobalProperty hw_compat_2_11[];
338extern const size_t hw_compat_2_11_len;
339
503224f4
MAL
340extern GlobalProperty hw_compat_2_10[];
341extern const size_t hw_compat_2_10_len;
342
3e803152
MAL
343extern GlobalProperty hw_compat_2_9[];
344extern const size_t hw_compat_2_9_len;
345
edc24ccd
MAL
346extern GlobalProperty hw_compat_2_8[];
347extern const size_t hw_compat_2_8_len;
348
5a995064
MAL
349extern GlobalProperty hw_compat_2_7[];
350extern const size_t hw_compat_2_7_len;
351
ff8f261f
MAL
352extern GlobalProperty hw_compat_2_6[];
353extern const size_t hw_compat_2_6_len;
354
fe759610
MAL
355extern GlobalProperty hw_compat_2_5[];
356extern const size_t hw_compat_2_5_len;
357
2f99b9c2
MAL
358extern GlobalProperty hw_compat_2_4[];
359extern const size_t hw_compat_2_4_len;
360
8995dd90
MAL
361extern GlobalProperty hw_compat_2_3[];
362extern const size_t hw_compat_2_3_len;
363
1c30044e
MAL
364extern GlobalProperty hw_compat_2_2[];
365extern const size_t hw_compat_2_2_len;
366
c4fc5695
MAL
367extern GlobalProperty hw_compat_2_1[];
368extern const size_t hw_compat_2_1_len;
369
87ecb68b 370#endif