]> git.proxmox.com Git - mirror_qemu.git/blame - include/hw/boards.h
machines: replace COMPAT define with a static array
[mirror_qemu.git] / include / hw / boards.h
CommitLineData
87ecb68b
PB
1/* Declarations for use by board files for creating devices. */
2
3#ifndef HW_BOARDS_H
4#define HW_BOARDS_H
5
9c17d615 6#include "sysemu/blockdev.h"
ac2da55e 7#include "sysemu/accel.h"
83c9f4ca 8#include "hw/qdev.h"
36d20cb2 9#include "qom/object.h"
3811ef14 10#include "qom/cpu.h"
b6b61144 11
09ad6438
PM
12/**
13 * memory_region_allocate_system_memory - Allocate a board's main memory
14 * @mr: the #MemoryRegion to be initialized
15 * @owner: the object that tracks the region's reference count
16 * @name: name of the memory region
17 * @ram_size: size of the region in bytes
18 *
19 * This function allocates the main memory for a board model, and
20 * initializes @mr appropriately. It also arranges for the memory
21 * to be migrated (by calling vmstate_register_ram_global()).
22 *
23 * Memory allocated via this function will be backed with the memory
24 * backend the user provided using "-mem-path" or "-numa node,memdev=..."
25 * if appropriate; this is typically used to cause host huge pages to be
26 * used. This function should therefore be called by a board exactly once,
27 * for the primary or largest RAM area it implements.
28 *
29 * For boards where the major RAM is split into two parts in the memory
30 * map, you can deal with this by calling memory_region_allocate_system_memory()
31 * once to get a MemoryRegion with enough RAM for both parts, and then
32 * creating alias MemoryRegions via memory_region_init_alias() which
33 * alias into different parts of the RAM MemoryRegion and can be mapped
34 * into the memory map in the appropriate places.
35 *
36 * Smaller pieces of memory (display RAM, static RAMs, etc) don't need
37 * to be backed via the -mem-path memory backend and can simply
5bd366b4 38 * be created via memory_region_init_ram().
09ad6438 39 */
dfabb8b9
PB
40void memory_region_allocate_system_memory(MemoryRegion *mr, Object *owner,
41 const char *name,
42 uint64_t ram_size);
43
dfabb8b9 44#define TYPE_MACHINE_SUFFIX "-machine"
c84a8f01
EH
45
46/* Machine class name that needs to be used for class-name-based machine
47 * type lookup to work.
48 */
49#define MACHINE_TYPE_NAME(machinename) (machinename TYPE_MACHINE_SUFFIX)
50
36d20cb2 51#define TYPE_MACHINE "machine"
c8897e8e 52#undef MACHINE /* BSD defines it and QEMU does not use it */
36d20cb2
MA
53#define MACHINE(obj) \
54 OBJECT_CHECK(MachineState, (obj), TYPE_MACHINE)
55#define MACHINE_GET_CLASS(obj) \
56 OBJECT_GET_CLASS(MachineClass, (obj), TYPE_MACHINE)
57#define MACHINE_CLASS(klass) \
58 OBJECT_CLASS_CHECK(MachineClass, (klass), TYPE_MACHINE)
59
0056ae24
MA
60MachineClass *find_default_machine(void);
61extern MachineState *current_machine;
62
482dfe9a 63void machine_run_board_init(MachineState *machine);
5e97b623 64bool machine_usb(MachineState *machine);
d8870d02
MA
65bool machine_kernel_irqchip_allowed(MachineState *machine);
66bool machine_kernel_irqchip_required(MachineState *machine);
32c18a2d 67bool machine_kernel_irqchip_split(MachineState *machine);
4689b77b 68int machine_kvm_shadow_mem(MachineState *machine);
6cabe7fa 69int machine_phandle_start(MachineState *machine);
47c8ca53 70bool machine_dump_guest_core(MachineState *machine);
75cc7f01 71bool machine_mem_merge(MachineState *machine);
39a3b377 72void machine_register_compat_props(MachineState *machine);
f2d672c2 73HotpluggableCPUList *machine_query_hotpluggable_cpus(MachineState *machine);
7c88e65d
IM
74void machine_set_cpu_numa_node(MachineState *machine,
75 const CpuInstanceProperties *props,
76 Error **errp);
5e97b623 77
0bd1909d
EH
78void machine_class_allow_dynamic_sysbus_dev(MachineClass *mc, const char *type);
79
80
3811ef14
IM
81/**
82 * CPUArchId:
83 * @arch_id - architecture-dependent CPU ID of present or possible CPU
84 * @cpu - pointer to corresponding CPU object if it's present on NULL otherwise
d342eb76 85 * @type - QOM class name of possible @cpu object
c67ae933 86 * @props - CPU object properties, initialized by board
f2d672c2 87 * #vcpus_count - number of threads provided by @cpu object
3811ef14
IM
88 */
89typedef struct {
90 uint64_t arch_id;
f2d672c2 91 int64_t vcpus_count;
c67ae933 92 CpuInstanceProperties props;
8aba3842 93 Object *cpu;
d342eb76 94 const char *type;
3811ef14
IM
95} CPUArchId;
96
97/**
98 * CPUArchIdList:
99 * @len - number of @CPUArchId items in @cpus array
100 * @cpus - array of present or possible CPUs for current machine configuration
101 */
102typedef struct {
103 int len;
104 CPUArchId cpus[0];
105} CPUArchIdList;
106
36d20cb2
MA
107/**
108 * MachineClass:
08fe6824
TH
109 * @deprecation_reason: If set, the machine is marked as deprecated. The
110 * string should provide some clear information about what to use instead.
72649619
EC
111 * @max_cpus: maximum number of CPUs supported. Default: 1
112 * @min_cpus: minimum number of CPUs supported. Default: 1
113 * @default_cpus: number of CPUs instantiated if none are specified. Default: 1
b7454548
IM
114 * @get_hotplug_handler: this function is called during bus-less
115 * device hotplug. If defined it returns pointer to an instance
116 * of HotplugHandler object, which handles hotplug operation
117 * for a given @dev. It may return NULL if @dev doesn't require
118 * any actions to be performed by hotplug handler.
ea089eeb
IM
119 * @cpu_index_to_instance_props:
120 * used to provide @cpu_index to socket/core/thread number mapping, allowing
121 * legacy code to perform maping from cpu_index to topology properties
122 * Returns: tuple of socket/core/thread ids given cpu_index belongs to.
57924bcd
IM
123 * used to provide @cpu_index to socket number mapping, allowing
124 * a machine to group CPU threads belonging to the same socket/package
125 * Returns: socket number given cpu_index belongs to.
fac862ff
EH
126 * @hw_version:
127 * Value of QEMU_VERSION when the machine was added to QEMU.
128 * Set only by old machines because they need to keep
129 * compatibility on code that exposed QEMU_VERSION to guests in
130 * the past (and now use qemu_hw_version()).
3811ef14
IM
131 * @possible_cpu_arch_ids:
132 * Returns an array of @CPUArchId architecture-dependent CPU IDs
133 * which includes CPU IDs for present and possible to hotplug CPUs.
134 * Caller is responsible for freeing returned list.
79e07936
IM
135 * @get_default_cpu_node_id:
136 * returns default board specific node_id value for CPU slot specified by
137 * index @idx in @ms->possible_cpus[]
c5514d0e
IM
138 * @has_hotpluggable_cpus:
139 * If true, board supports CPUs creation with -device/device_add.
6063d4c0
IM
140 * @default_cpu_type:
141 * specifies default CPU_TYPE, which will be used for parsing target
142 * specific features and for creating CPUs if CPU name wasn't provided
143 * explicitly at CLI
20bccb82
PM
144 * @minimum_page_bits:
145 * If non-zero, the board promises never to create a CPU with a page size
146 * smaller than this, so QEMU can use a more efficient larger page
147 * size than the target architecture's minimum. (Attempting to create
148 * such a CPU will fail.) Note that changing this is a migration
149 * compatibility break for the machine.
ed860129
PM
150 * @ignore_memory_transaction_failures:
151 * If this is flag is true then the CPU will ignore memory transaction
152 * failures which should cause the CPU to take an exception due to an
153 * access to an unassigned physical address; the transaction will instead
154 * return zero (for a read) or be ignored (for a write). This should be
155 * set only by legacy board models which rely on the old RAZ/WI behaviour
156 * for handling devices that QEMU does not yet model. New board models
157 * should instead use "unimplemented-device" for all memory ranges where
158 * the guest will attempt to probe for a device that QEMU doesn't
159 * implement and a stub device is required.
36d20cb2
MA
160 */
161struct MachineClass {
162 /*< private >*/
163 ObjectClass parent_class;
164 /*< public >*/
165
2709f263 166 const char *family; /* NULL iff @name identifies a standalone machtype */
8ea75371 167 char *name;
00b4fbe2
MA
168 const char *alias;
169 const char *desc;
08fe6824 170 const char *deprecation_reason;
00b4fbe2 171
3ef96221 172 void (*init)(MachineState *state);
00b4fbe2
MA
173 void (*reset)(void);
174 void (*hot_add_cpu)(const int64_t id, Error **errp);
175 int (*kvm_type)(const char *arg);
176
177 BlockInterfaceType block_default_type;
16026518 178 int units_per_default_bus;
00b4fbe2 179 int max_cpus;
72649619
EC
180 int min_cpus;
181 int default_cpus;
00b4fbe2
MA
182 unsigned int no_serial:1,
183 no_parallel:1,
184 use_virtcon:1,
00b4fbe2
MA
185 no_floppy:1,
186 no_cdrom:1,
33cd52b5 187 no_sdcard:1,
bab47d9a
GH
188 pci_allow_0_address:1,
189 legacy_fw_cfg_order:1;
00b4fbe2
MA
190 int is_default;
191 const char *default_machine_opts;
192 const char *default_boot_order;
6f00494a 193 const char *default_display;
bacc344c 194 GArray *compat_props;
00b4fbe2 195 const char *hw_version;
076b35b5 196 ram_addr_t default_ram_size;
6063d4c0 197 const char *default_cpu_type;
b2fc91db 198 bool default_kernel_irqchip_split;
71ae9e94
EH
199 bool option_rom_has_mr;
200 bool rom_file_has_mr;
20bccb82 201 int minimum_page_bits;
c5514d0e 202 bool has_hotpluggable_cpus;
ed860129 203 bool ignore_memory_transaction_failures;
55641213 204 int numa_mem_align_shift;
c9cf636d 205 const char **valid_cpu_types;
0bd1909d 206 strList *allowed_dynamic_sysbus_devices;
7b8be49d 207 bool auto_enable_numa_with_memhp;
3bfe5716
LV
208 void (*numa_auto_assign_ram)(MachineClass *mc, NodeInfo *nodes,
209 int nb_nodes, ram_addr_t size);
907aac2f 210 bool ignore_boot_device_suffixes;
b7454548
IM
211
212 HotplugHandler *(*get_hotplug_handler)(MachineState *machine,
213 DeviceState *dev);
ea089eeb
IM
214 CpuInstanceProperties (*cpu_index_to_instance_props)(MachineState *machine,
215 unsigned cpu_index);
80e5db30 216 const CPUArchIdList *(*possible_cpu_arch_ids)(MachineState *machine);
79e07936 217 int64_t (*get_default_cpu_node_id)(const MachineState *ms, int idx);
36d20cb2
MA
218};
219
b0c14ec4 220/**
e017da37 221 * DeviceMemoryState:
b0c14ec4
DH
222 * @base: address in guest physical address space where the memory
223 * address space for memory devices starts
224 * @mr: address space container for memory devices
225 */
e017da37 226typedef struct DeviceMemoryState {
b0c14ec4
DH
227 hwaddr base;
228 MemoryRegion mr;
e017da37 229} DeviceMemoryState;
b0c14ec4 230
36d20cb2
MA
231/**
232 * MachineState:
233 */
234struct MachineState {
235 /*< private >*/
236 Object parent_obj;
33cd52b5
AG
237 Notifier sysbus_notifier;
238
36d20cb2
MA
239 /*< public >*/
240
241 char *accel;
d8870d02
MA
242 bool kernel_irqchip_allowed;
243 bool kernel_irqchip_required;
32c18a2d 244 bool kernel_irqchip_split;
36d20cb2 245 int kvm_shadow_mem;
36d20cb2
MA
246 char *dtb;
247 char *dumpdtb;
248 int phandle_start;
249 char *dt_compatible;
250 bool dump_guest_core;
251 bool mem_merge;
252 bool usb;
c6e76503 253 bool usb_disabled;
79814179 254 bool igd_gfx_passthru;
36d20cb2 255 char *firmware;
a52a7fdf 256 bool iommu;
9850c604 257 bool suppress_vmdesc;
902c053d 258 bool enforce_config_section;
cfc58cf3 259 bool enable_graphics;
db588194 260 char *memory_encryption;
e017da37 261 DeviceMemoryState *device_memory;
36d20cb2 262
3ef96221 263 ram_addr_t ram_size;
c270fb9e
IM
264 ram_addr_t maxram_size;
265 uint64_t ram_slots;
3ef96221 266 const char *boot_order;
6b1b1440
MA
267 char *kernel_filename;
268 char *kernel_cmdline;
269 char *initrd_filename;
6063d4c0 270 const char *cpu_type;
ac2da55e 271 AccelState *accelerator;
38690a1c 272 CPUArchIdList *possible_cpus;
36d20cb2
MA
273};
274
ed0b6de3
EH
275#define DEFINE_MACHINE(namestr, machine_initfn) \
276 static void machine_initfn##_class_init(ObjectClass *oc, void *data) \
277 { \
278 MachineClass *mc = MACHINE_CLASS(oc); \
279 machine_initfn(mc); \
280 } \
281 static const TypeInfo machine_initfn##_typeinfo = { \
282 .name = MACHINE_TYPE_NAME(namestr), \
283 .parent = TYPE_MACHINE, \
284 .class_init = machine_initfn##_class_init, \
285 }; \
286 static void machine_initfn##_register_types(void) \
287 { \
288 type_register_static(&machine_initfn##_typeinfo); \
289 } \
0e6aac87 290 type_init(machine_initfn##_register_types)
ed0b6de3 291
fa386d98 292#define SET_MACHINE_COMPAT(m, compat) \
877f8931 293 do { \
bacc344c 294 int i; \
bacc344c
IM
295 if (!m->compat_props) { \
296 m->compat_props = g_array_new(false, false, sizeof(void *)); \
297 } \
fa386d98
MAL
298 for (i = 0; i < G_N_ELEMENTS(compat); i++) { \
299 GlobalProperty *prop = &compat[i]; \
bacc344c
IM
300 g_array_append_val(m->compat_props, prop); \
301 } \
877f8931
DG
302 } while (0)
303
87ecb68b 304#endif