]>
Commit | Line | Data |
---|---|---|
fef06c8b NL |
1 | /* |
2 | * Allwinner H3 Clock Control Unit emulation | |
3 | * | |
4 | * Copyright (C) 2019 Niek Linnenbank <nieklinnenbank@gmail.com> | |
5 | * | |
6 | * This program is free software: you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License as published by | |
8 | * the Free Software Foundation, either version 2 of the License, or | |
9 | * (at your option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
18 | */ | |
19 | ||
20 | #ifndef HW_MISC_ALLWINNER_H3_CCU_H | |
21 | #define HW_MISC_ALLWINNER_H3_CCU_H | |
22 | ||
23 | #include "qom/object.h" | |
24 | #include "hw/sysbus.h" | |
25 | ||
26 | /** | |
27 | * @name Constants | |
28 | * @{ | |
29 | */ | |
30 | ||
31 | /** Size of register I/O address space used by CCU device */ | |
32 | #define AW_H3_CCU_IOSIZE (0x400) | |
33 | ||
34 | /** Total number of known registers */ | |
35 | #define AW_H3_CCU_REGS_NUM (AW_H3_CCU_IOSIZE / sizeof(uint32_t)) | |
36 | ||
37 | /** @} */ | |
38 | ||
39 | /** | |
40 | * @name Object model | |
41 | * @{ | |
42 | */ | |
43 | ||
44 | #define TYPE_AW_H3_CCU "allwinner-h3-ccu" | |
45 | #define AW_H3_CCU(obj) \ | |
46 | OBJECT_CHECK(AwH3ClockCtlState, (obj), TYPE_AW_H3_CCU) | |
47 | ||
48 | /** @} */ | |
49 | ||
50 | /** | |
51 | * Allwinner H3 CCU object instance state. | |
52 | */ | |
53 | typedef struct AwH3ClockCtlState { | |
54 | /*< private >*/ | |
55 | SysBusDevice parent_obj; | |
56 | /*< public >*/ | |
57 | ||
58 | /** Maps I/O registers in physical memory */ | |
59 | MemoryRegion iomem; | |
60 | ||
61 | /** Array of hardware registers */ | |
62 | uint32_t regs[AW_H3_CCU_REGS_NUM]; | |
63 | ||
64 | } AwH3ClockCtlState; | |
65 | ||
66 | #endif /* HW_MISC_ALLWINNER_H3_CCU_H */ |