]>
Commit | Line | Data |
---|---|---|
4f9924c4 BH |
1 | /* |
2 | * QEMU PowerPC PowerNV (POWER9) PHB4 model | |
3 | * | |
4 | * Copyright (c) 2018-2020, IBM Corporation. | |
5 | * | |
6 | * This code is licensed under the GPL version 2 or later. See the | |
7 | * COPYING file in the top-level directory. | |
8 | */ | |
9 | ||
10 | #ifndef PCI_HOST_PNV_PHB4_H | |
11 | #define PCI_HOST_PNV_PHB4_H | |
12 | ||
13 | #include "hw/pci/pcie_host.h" | |
14 | #include "hw/pci/pcie_port.h" | |
15 | #include "hw/ppc/xive.h" | |
db1015e9 | 16 | #include "qom/object.h" |
4f9924c4 BH |
17 | |
18 | typedef struct PnvPhb4PecState PnvPhb4PecState; | |
19 | typedef struct PnvPhb4PecStack PnvPhb4PecStack; | |
20 | typedef struct PnvPHB4 PnvPHB4; | |
21 | typedef struct PnvChip PnvChip; | |
22 | ||
23 | /* | |
24 | * We have one such address space wrapper per possible device under | |
25 | * the PHB since they need to be assigned statically at qemu device | |
26 | * creation time. The relationship to a PE is done later | |
27 | * dynamically. This means we can potentially create a lot of these | |
28 | * guys. Q35 stores them as some kind of radix tree but we never | |
29 | * really need to do fast lookups so instead we simply keep a QLIST of | |
30 | * them for now, we can add the radix if needed later on. | |
31 | * | |
32 | * We do cache the PE number to speed things up a bit though. | |
33 | */ | |
34 | typedef struct PnvPhb4DMASpace { | |
35 | PCIBus *bus; | |
36 | uint8_t devfn; | |
37 | int pe_num; /* Cached PE number */ | |
38 | #define PHB_INVALID_PE (-1) | |
39 | PnvPHB4 *phb; | |
40 | AddressSpace dma_as; | |
41 | IOMMUMemoryRegion dma_mr; | |
42 | MemoryRegion msi32_mr; | |
43 | MemoryRegion msi64_mr; | |
44 | QLIST_ENTRY(PnvPhb4DMASpace) list; | |
45 | } PnvPhb4DMASpace; | |
46 | ||
47 | /* | |
48 | * PHB4 PCIe Root port | |
49 | */ | |
50 | #define TYPE_PNV_PHB4_ROOT_BUS "pnv-phb4-root-bus" | |
51 | #define TYPE_PNV_PHB4_ROOT_PORT "pnv-phb4-root-port" | |
52 | ||
53 | typedef struct PnvPHB4RootPort { | |
54 | PCIESlot parent_obj; | |
55 | } PnvPHB4RootPort; | |
56 | ||
57 | /* | |
58 | * PHB4 PCIe Host Bridge for PowerNV machines (POWER9) | |
59 | */ | |
60 | #define TYPE_PNV_PHB4 "pnv-phb4" | |
61 | #define PNV_PHB4(obj) OBJECT_CHECK(PnvPHB4, (obj), TYPE_PNV_PHB4) | |
62 | ||
63 | #define PNV_PHB4_MAX_LSIs 8 | |
64 | #define PNV_PHB4_MAX_INTs 4096 | |
65 | #define PNV_PHB4_MAX_MIST (PNV_PHB4_MAX_INTs >> 2) | |
66 | #define PNV_PHB4_MAX_MMIO_WINDOWS 32 | |
67 | #define PNV_PHB4_MIN_MMIO_WINDOWS 16 | |
68 | #define PNV_PHB4_NUM_REGS (0x3000 >> 3) | |
69 | #define PNV_PHB4_MAX_PEs 512 | |
70 | #define PNV_PHB4_MAX_TVEs (PNV_PHB4_MAX_PEs * 2) | |
71 | #define PNV_PHB4_MAX_PEEVs (PNV_PHB4_MAX_PEs / 64) | |
72 | #define PNV_PHB4_MAX_MBEs (PNV_PHB4_MAX_MMIO_WINDOWS * 2) | |
73 | ||
74 | #define PNV_PHB4_VERSION 0x000000a400000002ull | |
75 | #define PNV_PHB4_DEVICE_ID 0x04c1 | |
76 | ||
77 | #define PCI_MMIO_TOTAL_SIZE (0x1ull << 60) | |
78 | ||
79 | struct PnvPHB4 { | |
80 | PCIExpressHost parent_obj; | |
81 | ||
82 | PnvPHB4RootPort root; | |
83 | ||
84 | uint32_t chip_id; | |
85 | uint32_t phb_id; | |
86 | ||
87 | uint64_t version; | |
88 | uint16_t device_id; | |
89 | ||
90 | char bus_path[8]; | |
91 | ||
92 | /* Main register images */ | |
93 | uint64_t regs[PNV_PHB4_NUM_REGS]; | |
94 | MemoryRegion mr_regs; | |
95 | ||
96 | /* Extra SCOM-only register */ | |
97 | uint64_t scom_hv_ind_addr_reg; | |
98 | ||
99 | /* | |
100 | * Geometry of the PHB. There are two types, small and big PHBs, a | |
101 | * number of resources (number of PEs, windows etc...) are doubled | |
102 | * for a big PHB | |
103 | */ | |
104 | bool big_phb; | |
105 | ||
106 | /* Memory regions for MMIO space */ | |
107 | MemoryRegion mr_mmio[PNV_PHB4_MAX_MMIO_WINDOWS]; | |
108 | ||
109 | /* PCI side space */ | |
110 | MemoryRegion pci_mmio; | |
111 | MemoryRegion pci_io; | |
112 | ||
113 | /* On-chip IODA tables */ | |
114 | uint64_t ioda_LIST[PNV_PHB4_MAX_LSIs]; | |
115 | uint64_t ioda_MIST[PNV_PHB4_MAX_MIST]; | |
116 | uint64_t ioda_TVT[PNV_PHB4_MAX_TVEs]; | |
117 | uint64_t ioda_MBT[PNV_PHB4_MAX_MBEs]; | |
118 | uint64_t ioda_MDT[PNV_PHB4_MAX_PEs]; | |
119 | uint64_t ioda_PEEV[PNV_PHB4_MAX_PEEVs]; | |
120 | ||
121 | /* | |
122 | * The internal PESTA/B is 2 bits per PE split into two tables, we | |
123 | * store them in a single array here to avoid wasting space. | |
124 | */ | |
125 | uint8_t ioda_PEST_AB[PNV_PHB4_MAX_PEs]; | |
126 | ||
127 | /* P9 Interrupt generation */ | |
128 | XiveSource xsrc; | |
129 | qemu_irq *qirqs; | |
130 | ||
131 | PnvPhb4PecStack *stack; | |
132 | ||
133 | QLIST_HEAD(, PnvPhb4DMASpace) dma_spaces; | |
134 | }; | |
135 | ||
136 | void pnv_phb4_pic_print_info(PnvPHB4 *phb, Monitor *mon); | |
137 | void pnv_phb4_update_regions(PnvPhb4PecStack *stack); | |
138 | extern const MemoryRegionOps pnv_phb4_xscom_ops; | |
139 | ||
140 | /* | |
141 | * PHB4 PEC (PCI Express Controller) | |
142 | */ | |
143 | #define TYPE_PNV_PHB4_PEC "pnv-phb4-pec" | |
db1015e9 | 144 | typedef struct PnvPhb4PecClass PnvPhb4PecClass; |
4f9924c4 BH |
145 | #define PNV_PHB4_PEC(obj) \ |
146 | OBJECT_CHECK(PnvPhb4PecState, (obj), TYPE_PNV_PHB4_PEC) | |
147 | ||
148 | #define TYPE_PNV_PHB4_PEC_STACK "pnv-phb4-pec-stack" | |
149 | #define PNV_PHB4_PEC_STACK(obj) \ | |
150 | OBJECT_CHECK(PnvPhb4PecStack, (obj), TYPE_PNV_PHB4_PEC_STACK) | |
151 | ||
152 | /* Per-stack data */ | |
153 | struct PnvPhb4PecStack { | |
154 | DeviceState parent; | |
155 | ||
156 | /* My own stack number */ | |
157 | uint32_t stack_no; | |
158 | ||
159 | /* Nest registers */ | |
160 | #define PHB4_PEC_NEST_STK_REGS_COUNT 0x17 | |
161 | uint64_t nest_regs[PHB4_PEC_NEST_STK_REGS_COUNT]; | |
162 | MemoryRegion nest_regs_mr; | |
163 | ||
164 | /* PCI registers (excluding pass-through) */ | |
165 | #define PHB4_PEC_PCI_STK_REGS_COUNT 0xf | |
166 | uint64_t pci_regs[PHB4_PEC_PCI_STK_REGS_COUNT]; | |
167 | MemoryRegion pci_regs_mr; | |
168 | ||
169 | /* PHB pass-through XSCOM */ | |
170 | MemoryRegion phb_regs_mr; | |
171 | ||
172 | /* Memory windows from PowerBus to PHB */ | |
173 | MemoryRegion mmbar0; | |
174 | MemoryRegion mmbar1; | |
175 | MemoryRegion phbbar; | |
176 | MemoryRegion intbar; | |
177 | uint64_t mmio0_base; | |
178 | uint64_t mmio0_size; | |
179 | uint64_t mmio1_base; | |
180 | uint64_t mmio1_size; | |
181 | ||
182 | /* The owner PEC */ | |
183 | PnvPhb4PecState *pec; | |
184 | ||
185 | /* The actual PHB */ | |
186 | PnvPHB4 phb; | |
187 | }; | |
188 | ||
189 | struct PnvPhb4PecState { | |
190 | DeviceState parent; | |
191 | ||
192 | /* PEC number in chip */ | |
193 | uint32_t index; | |
194 | uint32_t chip_id; | |
195 | ||
196 | MemoryRegion *system_memory; | |
197 | ||
198 | /* Nest registers, excuding per-stack */ | |
199 | #define PHB4_PEC_NEST_REGS_COUNT 0xf | |
200 | uint64_t nest_regs[PHB4_PEC_NEST_REGS_COUNT]; | |
201 | MemoryRegion nest_regs_mr; | |
202 | ||
203 | /* PCI registers, excluding per-stack */ | |
204 | #define PHB4_PEC_PCI_REGS_COUNT 0x2 | |
205 | uint64_t pci_regs[PHB4_PEC_PCI_REGS_COUNT]; | |
206 | MemoryRegion pci_regs_mr; | |
207 | ||
208 | /* Stacks */ | |
209 | #define PHB4_PEC_MAX_STACKS 3 | |
210 | uint32_t num_stacks; | |
211 | PnvPhb4PecStack stacks[PHB4_PEC_MAX_STACKS]; | |
212 | }; | |
213 | ||
214 | #define PNV_PHB4_PEC_CLASS(klass) \ | |
215 | OBJECT_CLASS_CHECK(PnvPhb4PecClass, (klass), TYPE_PNV_PHB4_PEC) | |
216 | #define PNV_PHB4_PEC_GET_CLASS(obj) \ | |
217 | OBJECT_GET_CLASS(PnvPhb4PecClass, (obj), TYPE_PNV_PHB4_PEC) | |
218 | ||
db1015e9 | 219 | struct PnvPhb4PecClass { |
4f9924c4 BH |
220 | DeviceClass parent_class; |
221 | ||
222 | uint32_t (*xscom_nest_base)(PnvPhb4PecState *pec); | |
223 | uint32_t xscom_nest_size; | |
224 | uint32_t (*xscom_pci_base)(PnvPhb4PecState *pec); | |
225 | uint32_t xscom_pci_size; | |
226 | const char *compat; | |
227 | int compat_size; | |
228 | const char *stk_compat; | |
229 | int stk_compat_size; | |
db1015e9 | 230 | }; |
4f9924c4 BH |
231 | |
232 | #endif /* PCI_HOST_PNV_PHB4_H */ |