]> git.proxmox.com Git - mirror_qemu.git/blame - include/hw/ppc/spapr_vio.h
openpic: convert to vmstate
[mirror_qemu.git] / include / hw / ppc / spapr_vio.h
CommitLineData
4040ab72
DG
1#ifndef _HW_SPAPR_VIO_H
2#define _HW_SPAPR_VIO_H
3/*
4 * QEMU sPAPR VIO bus definitions
5 *
6 * Copyright (c) 2010 David Gibson, IBM Corporation <david@gibson.dropbear.id.au>
7 * Based on the s390 virtio bus definitions:
8 * Copyright (c) 2009 Alexander Graf <agraf@suse.de>
9 *
10 * This library is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU Lesser General Public
12 * License as published by the Free Software Foundation; either
13 * version 2 of the License, or (at your option) any later version.
14 *
15 * This library is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * Lesser General Public License for more details.
19 *
20 * You should have received a copy of the GNU Lesser General Public
21 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
22 */
23
9c17d615 24#include "sysemu/dma.h"
ee86dfee 25
3954d33a
AL
26#define TYPE_VIO_SPAPR_DEVICE "vio-spapr-device"
27#define VIO_SPAPR_DEVICE(obj) \
28 OBJECT_CHECK(VIOsPAPRDevice, (obj), TYPE_VIO_SPAPR_DEVICE)
29#define VIO_SPAPR_DEVICE_CLASS(klass) \
30 OBJECT_CLASS_CHECK(VIOsPAPRDeviceClass, (klass), TYPE_VIO_SPAPR_DEVICE)
31#define VIO_SPAPR_DEVICE_GET_CLASS(obj) \
32 OBJECT_GET_CLASS(VIOsPAPRDeviceClass, (obj), TYPE_VIO_SPAPR_DEVICE)
33
0d936928
AL
34#define TYPE_SPAPR_VIO_BUS "spapr-vio-bus"
35#define SPAPR_VIO_BUS(obj) OBJECT_CHECK(VIOsPAPRBus, (obj), TYPE_SPAPR_VIO_BUS)
36
b45d63b6
BH
37struct VIOsPAPRDevice;
38
b45d63b6
BH
39typedef struct VIOsPAPR_CRQ {
40 uint64_t qladdr;
41 uint32_t qsize;
42 uint32_t qnext;
43 int(*SendFunc)(struct VIOsPAPRDevice *vdev, uint8_t *crq);
44} VIOsPAPR_CRQ;
45
3954d33a
AL
46typedef struct VIOsPAPRDevice VIOsPAPRDevice;
47typedef struct VIOsPAPRBus VIOsPAPRBus;
48
49typedef struct VIOsPAPRDeviceClass {
50 DeviceClass parent_class;
51
52 const char *dt_name, *dt_type, *dt_compatible;
53 target_ulong signal_mask;
ad0ebb91 54 uint32_t rtce_window_size;
3954d33a 55 int (*init)(VIOsPAPRDevice *dev);
b1c7f725 56 void (*reset)(VIOsPAPRDevice *dev);
3954d33a
AL
57 int (*devnode)(VIOsPAPRDevice *dev, void *fdt, int node_off);
58} VIOsPAPRDeviceClass;
59
60struct VIOsPAPRDevice {
4040ab72
DG
61 DeviceState qdev;
62 uint32_t reg;
a307d594 63 uint32_t irq;
00dc738d 64 target_ulong signal_state;
b45d63b6 65 VIOsPAPR_CRQ crq;
96478592 66 AddressSpace as;
ee9a569a
AK
67 MemoryRegion mrroot;
68 MemoryRegion mrbypass;
2b7dc949 69 sPAPRTCETable *tcet;
3954d33a 70};
4040ab72 71
ad0ebb91
DG
72#define DEFINE_SPAPR_PROPERTIES(type, field) \
73 DEFINE_PROP_UINT32("reg", type, field.reg, -1)
77c7ea5e 74
3954d33a 75struct VIOsPAPRBus {
4040ab72 76 BusState bus;
d601fac4 77 uint32_t next_reg;
4040ab72 78 int (*init)(VIOsPAPRDevice *dev);
4040ab72 79 int (*devnode)(VIOsPAPRDevice *dev, void *fdt, int node_off);
3954d33a 80};
4040ab72
DG
81
82extern VIOsPAPRBus *spapr_vio_bus_init(void);
83extern VIOsPAPRDevice *spapr_vio_find_by_reg(VIOsPAPRBus *bus, uint32_t reg);
4040ab72 84extern int spapr_populate_vdevice(VIOsPAPRBus *bus, void *fdt);
68f3a94c 85extern int spapr_populate_chosen_stdout(void *fdt, VIOsPAPRBus *bus);
4040ab72 86
00dc738d
DG
87extern int spapr_vio_signal(VIOsPAPRDevice *dev, target_ulong mode);
88
a307d594
AK
89static inline qemu_irq spapr_vio_qirq(VIOsPAPRDevice *dev)
90{
91 return xics_get_qirq(spapr->icp, dev->irq);
92}
93
ad0ebb91
DG
94static inline bool spapr_vio_dma_valid(VIOsPAPRDevice *dev, uint64_t taddr,
95 uint32_t size, DMADirection dir)
96{
df32fd1c 97 return dma_memory_valid(&dev->as, taddr, size, dir);
ad0ebb91
DG
98}
99
100static inline int spapr_vio_dma_read(VIOsPAPRDevice *dev, uint64_t taddr,
101 void *buf, uint32_t size)
102{
df32fd1c 103 return (dma_memory_read(&dev->as, taddr, buf, size) != 0) ?
ad0ebb91
DG
104 H_DEST_PARM : H_SUCCESS;
105}
106
107static inline int spapr_vio_dma_write(VIOsPAPRDevice *dev, uint64_t taddr,
108 const void *buf, uint32_t size)
109{
df32fd1c 110 return (dma_memory_write(&dev->as, taddr, buf, size) != 0) ?
ad0ebb91
DG
111 H_DEST_PARM : H_SUCCESS;
112}
113
114static inline int spapr_vio_dma_set(VIOsPAPRDevice *dev, uint64_t taddr,
115 uint8_t c, uint32_t size)
116{
df32fd1c 117 return (dma_memory_set(&dev->as, taddr, c, size) != 0) ?
ad0ebb91
DG
118 H_DEST_PARM : H_SUCCESS;
119}
120
df32fd1c
PB
121#define vio_stb(_dev, _addr, _val) (stb_dma(&(_dev)->as, (_addr), (_val)))
122#define vio_sth(_dev, _addr, _val) (stw_be_dma(&(_dev)->as, (_addr), (_val)))
123#define vio_stl(_dev, _addr, _val) (stl_be_dma(&(_dev)->as, (_addr), (_val)))
124#define vio_stq(_dev, _addr, _val) (stq_be_dma(&(_dev)->as, (_addr), (_val)))
125#define vio_ldq(_dev, _addr) (ldq_be_dma(&(_dev)->as, (_addr)))
ee86dfee 126
b45d63b6
BH
127int spapr_vio_send_crq(VIOsPAPRDevice *dev, uint8_t *crq);
128
5f2e2ba2 129VIOsPAPRDevice *vty_lookup(sPAPREnvironment *spapr, target_ulong reg);
4040ab72 130void vty_putchars(VIOsPAPRDevice *sdev, uint8_t *buf, int len);
d601fac4
DG
131void spapr_vty_create(VIOsPAPRBus *bus, CharDriverState *chardev);
132void spapr_vlan_create(VIOsPAPRBus *bus, NICInfo *nd);
133void spapr_vscsi_create(VIOsPAPRBus *bus);
6e270446 134
68f3a94c
DG
135VIOsPAPRDevice *spapr_vty_get_default(VIOsPAPRBus *bus);
136
08942ac1
BH
137void spapr_vio_quiesce(void);
138
b368a7d8
DG
139extern const VMStateDescription vmstate_spapr_vio;
140
141#define VMSTATE_SPAPR_VIO(_f, _s) \
142 VMSTATE_STRUCT(_f, _s, 0, vmstate_spapr_vio, VIOsPAPRDevice)
143
ee9a569a
AK
144void spapr_vio_set_bypass(VIOsPAPRDevice *dev, bool bypass);
145
4040ab72 146#endif /* _HW_SPAPR_VIO_H */