]> git.proxmox.com Git - mirror_ubuntu-eoan-kernel.git/blame - include/linux/cacheinfo.h
Merge branch 'timers-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...
[mirror_ubuntu-eoan-kernel.git] / include / linux / cacheinfo.h
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
246246cb
SH
2#ifndef _LINUX_CACHEINFO_H
3#define _LINUX_CACHEINFO_H
4
5#include <linux/bitops.h>
6#include <linux/cpumask.h>
7#include <linux/smp.h>
8
9struct device_node;
10struct attribute;
11
12enum cache_type {
13 CACHE_TYPE_NOCACHE = 0,
14 CACHE_TYPE_INST = BIT(0),
15 CACHE_TYPE_DATA = BIT(1),
16 CACHE_TYPE_SEPARATE = CACHE_TYPE_INST | CACHE_TYPE_DATA,
17 CACHE_TYPE_UNIFIED = BIT(2),
18};
19
9a83c84c
SZ
20extern unsigned int coherency_max_size;
21
246246cb
SH
22/**
23 * struct cacheinfo - represent a cache leaf node
e9a2ea5a 24 * @id: This cache's id. It is unique among caches with the same (type, level).
246246cb 25 * @type: type of the cache - data, inst or unified
2539b258 26 * @level: represents the hierarchy in the multi-level cache
246246cb
SH
27 * @coherency_line_size: size of each cache line usually representing
28 * the minimum amount of data that gets transferred from memory
29 * @number_of_sets: total number of sets, a set is a collection of cache
30 * lines sharing the same index
31 * @ways_of_associativity: number of ways in which a particular memory
32 * block can be placed in the cache
33 * @physical_line_partition: number of physical cache lines sharing the
34 * same cachetag
35 * @size: Total size of the cache
36 * @shared_cpu_map: logical cpumask representing all the cpus sharing
37 * this cache node
38 * @attributes: bitfield representing various cache attributes
9b97387c
JL
39 * @fw_token: Unique value used to determine if different cacheinfo
40 * structures represent a single hardware cache instance.
246246cb
SH
41 * @disable_sysfs: indicates whether this node is visible to the user via
42 * sysfs or not
43 * @priv: pointer to any private data structure specific to particular
44 * cache design
45 *
46 * While @of_node, @disable_sysfs and @priv are used for internal book
47 * keeping, the remaining members form the core properties of the cache
48 */
49struct cacheinfo {
e9a2ea5a 50 unsigned int id;
246246cb
SH
51 enum cache_type type;
52 unsigned int level;
53 unsigned int coherency_line_size;
54 unsigned int number_of_sets;
55 unsigned int ways_of_associativity;
56 unsigned int physical_line_partition;
57 unsigned int size;
58 cpumask_t shared_cpu_map;
59 unsigned int attributes;
60#define CACHE_WRITE_THROUGH BIT(0)
61#define CACHE_WRITE_BACK BIT(1)
62#define CACHE_WRITE_POLICY_MASK \
63 (CACHE_WRITE_THROUGH | CACHE_WRITE_BACK)
64#define CACHE_READ_ALLOCATE BIT(2)
65#define CACHE_WRITE_ALLOCATE BIT(3)
66#define CACHE_ALLOCATE_POLICY_MASK \
67 (CACHE_READ_ALLOCATE | CACHE_WRITE_ALLOCATE)
e9a2ea5a 68#define CACHE_ID BIT(4)
9b97387c 69 void *fw_token;
246246cb
SH
70 bool disable_sysfs;
71 void *priv;
72};
73
74struct cpu_cacheinfo {
75 struct cacheinfo *info_list;
76 unsigned int num_levels;
77 unsigned int num_leaves;
fac51482 78 bool cpu_map_populated;
246246cb
SH
79};
80
81/*
82 * Helpers to make sure "func" is executed on the cpu whose cache
83 * attributes are being detected
84 */
85#define DEFINE_SMP_CALL_CACHE_FUNCTION(func) \
86static inline void _##func(void *ret) \
87{ \
88 int cpu = smp_processor_id(); \
89 *(int *)ret = __##func(cpu); \
90} \
91 \
92int func(unsigned int cpu) \
93{ \
94 int ret; \
95 smp_call_function_single(cpu, _##func, &ret, true); \
96 return ret; \
97}
98
99struct cpu_cacheinfo *get_cpu_cacheinfo(unsigned int cpu);
100int init_cache_level(unsigned int cpu);
101int populate_cache_leaves(unsigned int cpu);
582b468b 102int cache_setup_acpi(unsigned int cpu);
2520e627 103#ifndef CONFIG_ACPI_PPTT
582b468b
JL
104/*
105 * acpi_find_last_cache_level is only called on ACPI enabled
106 * platforms using the PPTT for topology. This means that if
107 * the platform supports other firmware configuration methods
108 * we need to stub out the call when ACPI is disabled.
109 * ACPI enabled platforms not using PPTT won't be making calls
110 * to this function so we need not worry about them.
111 */
112static inline int acpi_find_last_cache_level(unsigned int cpu)
113{
114 return 0;
115}
116#else
117int acpi_find_last_cache_level(unsigned int cpu);
118#endif
246246cb
SH
119
120const struct attribute_group *cache_get_priv_group(struct cacheinfo *this_leaf);
121
122#endif /* _LINUX_CACHEINFO_H */