]>
Commit | Line | Data |
---|---|---|
b2476490 MT |
1 | /* |
2 | * linux/include/linux/clk-provider.h | |
3 | * | |
4 | * Copyright (c) 2010-2011 Jeremy Kerr <jeremy.kerr@canonical.com> | |
5 | * Copyright (C) 2011-2012 Linaro Ltd <mturquette@linaro.org> | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify | |
8 | * it under the terms of the GNU General Public License version 2 as | |
9 | * published by the Free Software Foundation. | |
10 | */ | |
11 | #ifndef __LINUX_CLK_PROVIDER_H | |
12 | #define __LINUX_CLK_PROVIDER_H | |
13 | ||
14 | #include <linux/clk.h> | |
15 | ||
16 | #ifdef CONFIG_COMMON_CLK | |
17 | ||
b2476490 MT |
18 | /* |
19 | * flags used across common struct clk. these flags should only affect the | |
20 | * top-level framework. custom flags for dealing with hardware specifics | |
21 | * belong in struct clk_foo | |
22 | */ | |
23 | #define CLK_SET_RATE_GATE BIT(0) /* must be gated across rate change */ | |
24 | #define CLK_SET_PARENT_GATE BIT(1) /* must be gated across re-parent */ | |
25 | #define CLK_SET_RATE_PARENT BIT(2) /* propagate rate change up one level */ | |
26 | #define CLK_IGNORE_UNUSED BIT(3) /* do not gate even if unused */ | |
27 | #define CLK_IS_ROOT BIT(4) /* root clk, has no parent */ | |
f7d8caad | 28 | #define CLK_IS_BASIC BIT(5) /* Basic clk, can't do a to_clk_foo() */ |
a093bde2 | 29 | #define CLK_GET_RATE_NOCACHE BIT(6) /* do not use the cached clk rate */ |
819c1de3 | 30 | #define CLK_SET_RATE_NO_REPARENT BIT(7) /* don't re-parent on rate change */ |
b2476490 | 31 | |
0197b3ea SK |
32 | struct clk_hw; |
33 | ||
b2476490 MT |
34 | /** |
35 | * struct clk_ops - Callback operations for hardware clocks; these are to | |
36 | * be provided by the clock implementation, and will be called by drivers | |
37 | * through the clk_* api. | |
38 | * | |
39 | * @prepare: Prepare the clock for enabling. This must not return until | |
40 | * the clock is fully prepared, and it's safe to call clk_enable. | |
41 | * This callback is intended to allow clock implementations to | |
42 | * do any initialisation that may sleep. Called with | |
43 | * prepare_lock held. | |
44 | * | |
45 | * @unprepare: Release the clock from its prepared state. This will typically | |
46 | * undo any work done in the @prepare callback. Called with | |
47 | * prepare_lock held. | |
48 | * | |
3d6ee287 UH |
49 | * @is_prepared: Queries the hardware to determine if the clock is prepared. |
50 | * This function is allowed to sleep. Optional, if this op is not | |
51 | * set then the prepare count will be used. | |
52 | * | |
3cc8247f UH |
53 | * @unprepare_unused: Unprepare the clock atomically. Only called from |
54 | * clk_disable_unused for prepare clocks with special needs. | |
55 | * Called with prepare mutex held. This function may sleep. | |
56 | * | |
b2476490 MT |
57 | * @enable: Enable the clock atomically. This must not return until the |
58 | * clock is generating a valid clock signal, usable by consumer | |
59 | * devices. Called with enable_lock held. This function must not | |
60 | * sleep. | |
61 | * | |
62 | * @disable: Disable the clock atomically. Called with enable_lock held. | |
63 | * This function must not sleep. | |
64 | * | |
119c7127 SB |
65 | * @is_enabled: Queries the hardware to determine if the clock is enabled. |
66 | * This function must not sleep. Optional, if this op is not | |
67 | * set then the enable count will be used. | |
68 | * | |
7c045a55 MT |
69 | * @disable_unused: Disable the clock atomically. Only called from |
70 | * clk_disable_unused for gate clocks with special needs. | |
71 | * Called with enable_lock held. This function must not | |
72 | * sleep. | |
73 | * | |
7ce3e8cc | 74 | * @recalc_rate Recalculate the rate of this clock, by querying hardware. The |
b2476490 | 75 | * parent rate is an input parameter. It is up to the caller to |
7ce3e8cc | 76 | * ensure that the prepare_mutex is held across this call. |
b2476490 MT |
77 | * Returns the calculated rate. Optional, but recommended - if |
78 | * this op is not set then clock rate will be initialized to 0. | |
79 | * | |
80 | * @round_rate: Given a target rate as input, returns the closest rate actually | |
81 | * supported by the clock. | |
82 | * | |
71472c0c JH |
83 | * @determine_rate: Given a target rate as input, returns the closest rate |
84 | * actually supported by the clock, and optionally the parent clock | |
85 | * that should be used to provide the clock rate. | |
86 | * | |
b2476490 MT |
87 | * @get_parent: Queries the hardware to determine the parent of a clock. The |
88 | * return value is a u8 which specifies the index corresponding to | |
89 | * the parent clock. This index can be applied to either the | |
90 | * .parent_names or .parents arrays. In short, this function | |
91 | * translates the parent value read from hardware into an array | |
92 | * index. Currently only called when the clock is initialized by | |
93 | * __clk_init. This callback is mandatory for clocks with | |
94 | * multiple parents. It is optional (and unnecessary) for clocks | |
95 | * with 0 or 1 parents. | |
96 | * | |
97 | * @set_parent: Change the input source of this clock; for clocks with multiple | |
98 | * possible parents specify a new parent by passing in the index | |
99 | * as a u8 corresponding to the parent in either the .parent_names | |
100 | * or .parents arrays. This function in affect translates an | |
101 | * array index into the value programmed into the hardware. | |
102 | * Returns 0 on success, -EERROR otherwise. | |
103 | * | |
1c0035d7 SG |
104 | * @set_rate: Change the rate of this clock. The requested rate is specified |
105 | * by the second argument, which should typically be the return | |
106 | * of .round_rate call. The third argument gives the parent rate | |
107 | * which is likely helpful for most .set_rate implementation. | |
108 | * Returns 0 on success, -EERROR otherwise. | |
b2476490 MT |
109 | * |
110 | * The clk_enable/clk_disable and clk_prepare/clk_unprepare pairs allow | |
111 | * implementations to split any work between atomic (enable) and sleepable | |
112 | * (prepare) contexts. If enabling a clock requires code that might sleep, | |
113 | * this must be done in clk_prepare. Clock enable code that will never be | |
7ce3e8cc | 114 | * called in a sleepable context may be implemented in clk_enable. |
b2476490 MT |
115 | * |
116 | * Typically, drivers will call clk_prepare when a clock may be needed later | |
117 | * (eg. when a device is opened), and clk_enable when the clock is actually | |
118 | * required (eg. from an interrupt). Note that clk_prepare MUST have been | |
119 | * called before clk_enable. | |
120 | */ | |
121 | struct clk_ops { | |
122 | int (*prepare)(struct clk_hw *hw); | |
123 | void (*unprepare)(struct clk_hw *hw); | |
3d6ee287 | 124 | int (*is_prepared)(struct clk_hw *hw); |
3cc8247f | 125 | void (*unprepare_unused)(struct clk_hw *hw); |
b2476490 MT |
126 | int (*enable)(struct clk_hw *hw); |
127 | void (*disable)(struct clk_hw *hw); | |
128 | int (*is_enabled)(struct clk_hw *hw); | |
7c045a55 | 129 | void (*disable_unused)(struct clk_hw *hw); |
b2476490 MT |
130 | unsigned long (*recalc_rate)(struct clk_hw *hw, |
131 | unsigned long parent_rate); | |
132 | long (*round_rate)(struct clk_hw *hw, unsigned long, | |
133 | unsigned long *); | |
71472c0c JH |
134 | long (*determine_rate)(struct clk_hw *hw, unsigned long rate, |
135 | unsigned long *best_parent_rate, | |
136 | struct clk **best_parent_clk); | |
b2476490 MT |
137 | int (*set_parent)(struct clk_hw *hw, u8 index); |
138 | u8 (*get_parent)(struct clk_hw *hw); | |
1c0035d7 SG |
139 | int (*set_rate)(struct clk_hw *hw, unsigned long, |
140 | unsigned long); | |
b2476490 MT |
141 | void (*init)(struct clk_hw *hw); |
142 | }; | |
143 | ||
0197b3ea SK |
144 | /** |
145 | * struct clk_init_data - holds init data that's common to all clocks and is | |
146 | * shared between the clock provider and the common clock framework. | |
147 | * | |
148 | * @name: clock name | |
149 | * @ops: operations this clock supports | |
150 | * @parent_names: array of string names for all possible parents | |
151 | * @num_parents: number of possible parents | |
152 | * @flags: framework-level hints and quirks | |
153 | */ | |
154 | struct clk_init_data { | |
155 | const char *name; | |
156 | const struct clk_ops *ops; | |
157 | const char **parent_names; | |
158 | u8 num_parents; | |
159 | unsigned long flags; | |
160 | }; | |
161 | ||
162 | /** | |
163 | * struct clk_hw - handle for traversing from a struct clk to its corresponding | |
164 | * hardware-specific structure. struct clk_hw should be declared within struct | |
165 | * clk_foo and then referenced by the struct clk instance that uses struct | |
166 | * clk_foo's clk_ops | |
167 | * | |
168 | * @clk: pointer to the struct clk instance that points back to this struct | |
169 | * clk_hw instance | |
170 | * | |
171 | * @init: pointer to struct clk_init_data that contains the init data shared | |
172 | * with the common clock framework. | |
173 | */ | |
174 | struct clk_hw { | |
175 | struct clk *clk; | |
dc4cd941 | 176 | const struct clk_init_data *init; |
0197b3ea SK |
177 | }; |
178 | ||
9d9f78ed MT |
179 | /* |
180 | * DOC: Basic clock implementations common to many platforms | |
181 | * | |
182 | * Each basic clock hardware type is comprised of a structure describing the | |
183 | * clock hardware, implementations of the relevant callbacks in struct clk_ops, | |
184 | * unique flags for that hardware type, a registration function and an | |
185 | * alternative macro for static initialization | |
186 | */ | |
187 | ||
188 | /** | |
189 | * struct clk_fixed_rate - fixed-rate clock | |
190 | * @hw: handle between common and hardware-specific interfaces | |
191 | * @fixed_rate: constant frequency of clock | |
192 | */ | |
193 | struct clk_fixed_rate { | |
194 | struct clk_hw hw; | |
195 | unsigned long fixed_rate; | |
196 | u8 flags; | |
197 | }; | |
198 | ||
bffad66e | 199 | extern const struct clk_ops clk_fixed_rate_ops; |
9d9f78ed MT |
200 | struct clk *clk_register_fixed_rate(struct device *dev, const char *name, |
201 | const char *parent_name, unsigned long flags, | |
202 | unsigned long fixed_rate); | |
203 | ||
015ba402 GL |
204 | void of_fixed_clk_setup(struct device_node *np); |
205 | ||
9d9f78ed MT |
206 | /** |
207 | * struct clk_gate - gating clock | |
208 | * | |
209 | * @hw: handle between common and hardware-specific interfaces | |
210 | * @reg: register controlling gate | |
211 | * @bit_idx: single bit controlling gate | |
212 | * @flags: hardware-specific flags | |
213 | * @lock: register lock | |
214 | * | |
215 | * Clock which can gate its output. Implements .enable & .disable | |
216 | * | |
217 | * Flags: | |
1f73f31a | 218 | * CLK_GATE_SET_TO_DISABLE - by default this clock sets the bit at bit_idx to |
9d9f78ed MT |
219 | * enable the clock. Setting this flag does the opposite: setting the bit |
220 | * disable the clock and clearing it enables the clock | |
04577994 HZ |
221 | * CLK_GATE_HIWORD_MASK - The gate settings are only in lower 16-bit |
222 | * of this register, and mask of gate bits are in higher 16-bit of this | |
223 | * register. While setting the gate bits, higher 16-bit should also be | |
224 | * updated to indicate changing gate bits. | |
9d9f78ed MT |
225 | */ |
226 | struct clk_gate { | |
227 | struct clk_hw hw; | |
228 | void __iomem *reg; | |
229 | u8 bit_idx; | |
230 | u8 flags; | |
231 | spinlock_t *lock; | |
9d9f78ed MT |
232 | }; |
233 | ||
234 | #define CLK_GATE_SET_TO_DISABLE BIT(0) | |
04577994 | 235 | #define CLK_GATE_HIWORD_MASK BIT(1) |
9d9f78ed | 236 | |
bffad66e | 237 | extern const struct clk_ops clk_gate_ops; |
9d9f78ed MT |
238 | struct clk *clk_register_gate(struct device *dev, const char *name, |
239 | const char *parent_name, unsigned long flags, | |
240 | void __iomem *reg, u8 bit_idx, | |
241 | u8 clk_gate_flags, spinlock_t *lock); | |
242 | ||
357c3f0a RN |
243 | struct clk_div_table { |
244 | unsigned int val; | |
245 | unsigned int div; | |
246 | }; | |
247 | ||
9d9f78ed MT |
248 | /** |
249 | * struct clk_divider - adjustable divider clock | |
250 | * | |
251 | * @hw: handle between common and hardware-specific interfaces | |
252 | * @reg: register containing the divider | |
253 | * @shift: shift to the divider bit field | |
254 | * @width: width of the divider bit field | |
357c3f0a | 255 | * @table: array of value/divider pairs, last entry should have div = 0 |
9d9f78ed MT |
256 | * @lock: register lock |
257 | * | |
258 | * Clock with an adjustable divider affecting its output frequency. Implements | |
259 | * .recalc_rate, .set_rate and .round_rate | |
260 | * | |
261 | * Flags: | |
262 | * CLK_DIVIDER_ONE_BASED - by default the divisor is the value read from the | |
263 | * register plus one. If CLK_DIVIDER_ONE_BASED is set then the divider is | |
264 | * the raw value read from the register, with the value of zero considered | |
056b2053 | 265 | * invalid, unless CLK_DIVIDER_ALLOW_ZERO is set. |
9d9f78ed MT |
266 | * CLK_DIVIDER_POWER_OF_TWO - clock divisor is 2 raised to the value read from |
267 | * the hardware register | |
056b2053 SB |
268 | * CLK_DIVIDER_ALLOW_ZERO - Allow zero divisors. For dividers which have |
269 | * CLK_DIVIDER_ONE_BASED set, it is possible to end up with a zero divisor. | |
270 | * Some hardware implementations gracefully handle this case and allow a | |
271 | * zero divisor by not modifying their input clock | |
272 | * (divide by one / bypass). | |
d57dfe75 HZ |
273 | * CLK_DIVIDER_HIWORD_MASK - The divider settings are only in lower 16-bit |
274 | * of this register, and mask of divider bits are in higher 16-bit of this | |
275 | * register. While setting the divider bits, higher 16-bit should also be | |
276 | * updated to indicate changing divider bits. | |
9d9f78ed MT |
277 | */ |
278 | struct clk_divider { | |
279 | struct clk_hw hw; | |
280 | void __iomem *reg; | |
281 | u8 shift; | |
282 | u8 width; | |
283 | u8 flags; | |
357c3f0a | 284 | const struct clk_div_table *table; |
9d9f78ed | 285 | spinlock_t *lock; |
9d9f78ed MT |
286 | }; |
287 | ||
288 | #define CLK_DIVIDER_ONE_BASED BIT(0) | |
289 | #define CLK_DIVIDER_POWER_OF_TWO BIT(1) | |
056b2053 | 290 | #define CLK_DIVIDER_ALLOW_ZERO BIT(2) |
d57dfe75 | 291 | #define CLK_DIVIDER_HIWORD_MASK BIT(3) |
9d9f78ed | 292 | |
bffad66e | 293 | extern const struct clk_ops clk_divider_ops; |
9d9f78ed MT |
294 | struct clk *clk_register_divider(struct device *dev, const char *name, |
295 | const char *parent_name, unsigned long flags, | |
296 | void __iomem *reg, u8 shift, u8 width, | |
297 | u8 clk_divider_flags, spinlock_t *lock); | |
357c3f0a RN |
298 | struct clk *clk_register_divider_table(struct device *dev, const char *name, |
299 | const char *parent_name, unsigned long flags, | |
300 | void __iomem *reg, u8 shift, u8 width, | |
301 | u8 clk_divider_flags, const struct clk_div_table *table, | |
302 | spinlock_t *lock); | |
9d9f78ed MT |
303 | |
304 | /** | |
305 | * struct clk_mux - multiplexer clock | |
306 | * | |
307 | * @hw: handle between common and hardware-specific interfaces | |
308 | * @reg: register controlling multiplexer | |
309 | * @shift: shift to multiplexer bit field | |
310 | * @width: width of mutliplexer bit field | |
3566d40c | 311 | * @flags: hardware-specific flags |
9d9f78ed MT |
312 | * @lock: register lock |
313 | * | |
314 | * Clock with multiple selectable parents. Implements .get_parent, .set_parent | |
315 | * and .recalc_rate | |
316 | * | |
317 | * Flags: | |
318 | * CLK_MUX_INDEX_ONE - register index starts at 1, not 0 | |
1f73f31a | 319 | * CLK_MUX_INDEX_BIT - register index is a single bit (power of two) |
ba492e90 HZ |
320 | * CLK_MUX_HIWORD_MASK - The mux settings are only in lower 16-bit of this |
321 | * register, and mask of mux bits are in higher 16-bit of this register. | |
322 | * While setting the mux bits, higher 16-bit should also be updated to | |
323 | * indicate changing mux bits. | |
9d9f78ed MT |
324 | */ |
325 | struct clk_mux { | |
326 | struct clk_hw hw; | |
327 | void __iomem *reg; | |
ce4f3313 PDS |
328 | u32 *table; |
329 | u32 mask; | |
9d9f78ed | 330 | u8 shift; |
9d9f78ed MT |
331 | u8 flags; |
332 | spinlock_t *lock; | |
333 | }; | |
334 | ||
335 | #define CLK_MUX_INDEX_ONE BIT(0) | |
336 | #define CLK_MUX_INDEX_BIT BIT(1) | |
ba492e90 | 337 | #define CLK_MUX_HIWORD_MASK BIT(2) |
c57acd14 | 338 | #define CLK_MUX_READ_ONLY BIT(3) /* mux setting cannot be changed */ |
9d9f78ed | 339 | |
bffad66e | 340 | extern const struct clk_ops clk_mux_ops; |
c57acd14 | 341 | extern const struct clk_ops clk_mux_ro_ops; |
ce4f3313 | 342 | |
9d9f78ed | 343 | struct clk *clk_register_mux(struct device *dev, const char *name, |
d305fb78 | 344 | const char **parent_names, u8 num_parents, unsigned long flags, |
9d9f78ed MT |
345 | void __iomem *reg, u8 shift, u8 width, |
346 | u8 clk_mux_flags, spinlock_t *lock); | |
b2476490 | 347 | |
ce4f3313 PDS |
348 | struct clk *clk_register_mux_table(struct device *dev, const char *name, |
349 | const char **parent_names, u8 num_parents, unsigned long flags, | |
350 | void __iomem *reg, u8 shift, u32 mask, | |
351 | u8 clk_mux_flags, u32 *table, spinlock_t *lock); | |
352 | ||
79b16641 GC |
353 | void of_fixed_factor_clk_setup(struct device_node *node); |
354 | ||
f0948f59 SH |
355 | /** |
356 | * struct clk_fixed_factor - fixed multiplier and divider clock | |
357 | * | |
358 | * @hw: handle between common and hardware-specific interfaces | |
359 | * @mult: multiplier | |
360 | * @div: divider | |
361 | * | |
362 | * Clock with a fixed multiplier and divider. The output frequency is the | |
363 | * parent clock rate divided by div and multiplied by mult. | |
364 | * Implements .recalc_rate, .set_rate and .round_rate | |
365 | */ | |
366 | ||
367 | struct clk_fixed_factor { | |
368 | struct clk_hw hw; | |
369 | unsigned int mult; | |
370 | unsigned int div; | |
371 | }; | |
372 | ||
373 | extern struct clk_ops clk_fixed_factor_ops; | |
374 | struct clk *clk_register_fixed_factor(struct device *dev, const char *name, | |
375 | const char *parent_name, unsigned long flags, | |
376 | unsigned int mult, unsigned int div); | |
377 | ||
ece70094 PG |
378 | /*** |
379 | * struct clk_composite - aggregate clock of mux, divider and gate clocks | |
380 | * | |
381 | * @hw: handle between common and hardware-specific interfaces | |
d3a1c7be MT |
382 | * @mux_hw: handle between composite and hardware-specific mux clock |
383 | * @rate_hw: handle between composite and hardware-specific rate clock | |
384 | * @gate_hw: handle between composite and hardware-specific gate clock | |
ece70094 | 385 | * @mux_ops: clock ops for mux |
d3a1c7be | 386 | * @rate_ops: clock ops for rate |
ece70094 PG |
387 | * @gate_ops: clock ops for gate |
388 | */ | |
389 | struct clk_composite { | |
390 | struct clk_hw hw; | |
391 | struct clk_ops ops; | |
392 | ||
393 | struct clk_hw *mux_hw; | |
d3a1c7be | 394 | struct clk_hw *rate_hw; |
ece70094 PG |
395 | struct clk_hw *gate_hw; |
396 | ||
397 | const struct clk_ops *mux_ops; | |
d3a1c7be | 398 | const struct clk_ops *rate_ops; |
ece70094 PG |
399 | const struct clk_ops *gate_ops; |
400 | }; | |
401 | ||
402 | struct clk *clk_register_composite(struct device *dev, const char *name, | |
403 | const char **parent_names, int num_parents, | |
404 | struct clk_hw *mux_hw, const struct clk_ops *mux_ops, | |
d3a1c7be | 405 | struct clk_hw *rate_hw, const struct clk_ops *rate_ops, |
ece70094 PG |
406 | struct clk_hw *gate_hw, const struct clk_ops *gate_ops, |
407 | unsigned long flags); | |
408 | ||
b2476490 MT |
409 | /** |
410 | * clk_register - allocate a new clock, register it and return an opaque cookie | |
411 | * @dev: device that is registering this clock | |
b2476490 | 412 | * @hw: link to hardware-specific clock data |
b2476490 MT |
413 | * |
414 | * clk_register is the primary interface for populating the clock tree with new | |
415 | * clock nodes. It returns a pointer to the newly allocated struct clk which | |
416 | * cannot be dereferenced by driver code but may be used in conjuction with the | |
d1302a36 MT |
417 | * rest of the clock API. In the event of an error clk_register will return an |
418 | * error code; drivers must test for an error code after calling clk_register. | |
b2476490 | 419 | */ |
0197b3ea | 420 | struct clk *clk_register(struct device *dev, struct clk_hw *hw); |
46c8773a | 421 | struct clk *devm_clk_register(struct device *dev, struct clk_hw *hw); |
b2476490 | 422 | |
1df5c939 | 423 | void clk_unregister(struct clk *clk); |
46c8773a | 424 | void devm_clk_unregister(struct device *dev, struct clk *clk); |
1df5c939 | 425 | |
b2476490 MT |
426 | /* helper functions */ |
427 | const char *__clk_get_name(struct clk *clk); | |
428 | struct clk_hw *__clk_get_hw(struct clk *clk); | |
429 | u8 __clk_get_num_parents(struct clk *clk); | |
430 | struct clk *__clk_get_parent(struct clk *clk); | |
7ef3dcc8 | 431 | struct clk *clk_get_parent_by_index(struct clk *clk, u8 index); |
93874681 LT |
432 | unsigned int __clk_get_enable_count(struct clk *clk); |
433 | unsigned int __clk_get_prepare_count(struct clk *clk); | |
b2476490 MT |
434 | unsigned long __clk_get_rate(struct clk *clk); |
435 | unsigned long __clk_get_flags(struct clk *clk); | |
3d6ee287 | 436 | bool __clk_is_prepared(struct clk *clk); |
2ac6b1f5 | 437 | bool __clk_is_enabled(struct clk *clk); |
b2476490 | 438 | struct clk *__clk_lookup(const char *name); |
e366fdd7 JH |
439 | long __clk_mux_determine_rate(struct clk_hw *hw, unsigned long rate, |
440 | unsigned long *best_parent_rate, | |
441 | struct clk **best_parent_p); | |
b2476490 MT |
442 | |
443 | /* | |
444 | * FIXME clock api without lock protection | |
445 | */ | |
446 | int __clk_prepare(struct clk *clk); | |
447 | void __clk_unprepare(struct clk *clk); | |
448 | void __clk_reparent(struct clk *clk, struct clk *new_parent); | |
449 | unsigned long __clk_round_rate(struct clk *clk, unsigned long rate); | |
450 | ||
766e6a4e GL |
451 | struct of_device_id; |
452 | ||
453 | typedef void (*of_clk_init_cb_t)(struct device_node *); | |
454 | ||
0b151deb SH |
455 | struct clk_onecell_data { |
456 | struct clk **clks; | |
457 | unsigned int clk_num; | |
458 | }; | |
459 | ||
460 | #define CLK_OF_DECLARE(name, compat, fn) \ | |
461 | static const struct of_device_id __clk_of_table_##name \ | |
462 | __used __section(__clk_of_table) \ | |
463 | = { .compatible = compat, .data = fn }; | |
464 | ||
465 | #ifdef CONFIG_OF | |
766e6a4e GL |
466 | int of_clk_add_provider(struct device_node *np, |
467 | struct clk *(*clk_src_get)(struct of_phandle_args *args, | |
468 | void *data), | |
469 | void *data); | |
470 | void of_clk_del_provider(struct device_node *np); | |
471 | struct clk *of_clk_src_simple_get(struct of_phandle_args *clkspec, | |
472 | void *data); | |
494bfec9 | 473 | struct clk *of_clk_src_onecell_get(struct of_phandle_args *clkspec, void *data); |
766e6a4e | 474 | const char *of_clk_get_parent_name(struct device_node *np, int index); |
f2f6c255 | 475 | |
766e6a4e GL |
476 | void of_clk_init(const struct of_device_id *matches); |
477 | ||
0b151deb | 478 | #else /* !CONFIG_OF */ |
f2f6c255 | 479 | |
0b151deb SH |
480 | static inline int of_clk_add_provider(struct device_node *np, |
481 | struct clk *(*clk_src_get)(struct of_phandle_args *args, | |
482 | void *data), | |
483 | void *data) | |
484 | { | |
485 | return 0; | |
486 | } | |
487 | #define of_clk_del_provider(np) \ | |
488 | { while (0); } | |
489 | static inline struct clk *of_clk_src_simple_get( | |
490 | struct of_phandle_args *clkspec, void *data) | |
491 | { | |
492 | return ERR_PTR(-ENOENT); | |
493 | } | |
494 | static inline struct clk *of_clk_src_onecell_get( | |
495 | struct of_phandle_args *clkspec, void *data) | |
496 | { | |
497 | return ERR_PTR(-ENOENT); | |
498 | } | |
499 | static inline const char *of_clk_get_parent_name(struct device_node *np, | |
500 | int index) | |
501 | { | |
502 | return NULL; | |
503 | } | |
504 | #define of_clk_init(matches) \ | |
505 | { while (0); } | |
506 | #endif /* CONFIG_OF */ | |
b2476490 MT |
507 | #endif /* CONFIG_COMMON_CLK */ |
508 | #endif /* CLK_PROVIDER_H */ |