]> git.proxmox.com Git - mirror_ubuntu-eoan-kernel.git/blame - include/linux/ide.h
dax: Fix unlock mismatch with updated API
[mirror_ubuntu-eoan-kernel.git] / include / linux / ide.h
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
1da177e4
LT
2#ifndef _IDE_H
3#define _IDE_H
4/*
5 * linux/include/linux/ide.h
6 *
7 * Copyright (C) 1994-2002 Linus Torvalds & authors
8 */
9
1da177e4
LT
10#include <linux/init.h>
11#include <linux/ioport.h>
3ceca727 12#include <linux/ata.h>
1da177e4
LT
13#include <linux/blkdev.h>
14#include <linux/proc_fs.h>
15#include <linux/interrupt.h>
16#include <linux/bitops.h>
17#include <linux/bio.h>
1da177e4 18#include <linux/pci.h>
f36d4024 19#include <linux/completion.h>
feb22b7f 20#include <linux/pm.h>
245e3718 21#include <linux/mutex.h>
a1df5169
BP
22/* for request_sense */
23#include <linux/cdrom.h>
82ed4db4 24#include <scsi/scsi_cmnd.h>
8b48463f
LZ
25#include <asm/byteorder.h>
26#include <asm/io.h>
a1df5169 27
1da177e4
LT
28/*
29 * Probably not wise to fiddle with these
30 */
a687a533 31#define SUPPORT_VLB_SYNC 1
b40d1b88 32#define IDE_DEFAULT_MAX_FAILURES 1
1da177e4
LT
33#define ERROR_MAX 8 /* Max read/write errors per sector */
34#define ERROR_RESET 3 /* Reset controller every 4th retry */
35#define ERROR_RECAL 1 /* Recalibrate every 2nd retry */
36
313162d0
PG
37struct device;
38
2f5a8e80
CH
39/* values for ide_request.type */
40enum ata_priv_type {
41 ATA_PRIV_MISC,
42 ATA_PRIV_TASKFILE,
43 ATA_PRIV_PC,
44 ATA_PRIV_SENSE, /* sense request */
45 ATA_PRIV_PM_SUSPEND, /* suspend request */
46 ATA_PRIV_PM_RESUME, /* resume request */
b42171ef
CH
47};
48
82ed4db4
CH
49struct ide_request {
50 struct scsi_request sreq;
51 u8 sense[SCSI_SENSE_BUFFERSIZE];
2f5a8e80 52 u8 type;
82ed4db4
CH
53};
54
2f5a8e80
CH
55static inline struct ide_request *ide_req(struct request *rq)
56{
57 return blk_mq_rq_to_pdu(rq);
58}
59
60static inline bool ata_misc_request(struct request *rq)
61{
aebf526b 62 return blk_rq_is_private(rq) && ide_req(rq)->type == ATA_PRIV_MISC;
2f5a8e80
CH
63}
64
65static inline bool ata_taskfile_request(struct request *rq)
66{
aebf526b 67 return blk_rq_is_private(rq) && ide_req(rq)->type == ATA_PRIV_TASKFILE;
2f5a8e80
CH
68}
69
70static inline bool ata_pc_request(struct request *rq)
71{
aebf526b 72 return blk_rq_is_private(rq) && ide_req(rq)->type == ATA_PRIV_PC;
2f5a8e80
CH
73}
74
75static inline bool ata_sense_request(struct request *rq)
76{
aebf526b 77 return blk_rq_is_private(rq) && ide_req(rq)->type == ATA_PRIV_SENSE;
2f5a8e80
CH
78}
79
80static inline bool ata_pm_request(struct request *rq)
81{
aebf526b 82 return blk_rq_is_private(rq) &&
2f5a8e80
CH
83 (ide_req(rq)->type == ATA_PRIV_PM_SUSPEND ||
84 ide_req(rq)->type == ATA_PRIV_PM_RESUME);
85}
86
17d5363b 87/* Error codes returned in result to the higher part of the driver. */
c152cc1a
BZ
88enum {
89 IDE_DRV_ERROR_GENERAL = 101,
90 IDE_DRV_ERROR_FILEMARK = 102,
91 IDE_DRV_ERROR_EOD = 103,
92};
93
1da177e4
LT
94/*
95 * Definitions for accessing IDE controller registers
96 */
97#define IDE_NR_PORTS (10)
98
4c3032d8
BZ
99struct ide_io_ports {
100 unsigned long data_addr;
101
102 union {
103 unsigned long error_addr; /* read: error */
104 unsigned long feature_addr; /* write: feature */
105 };
106
107 unsigned long nsect_addr;
108 unsigned long lbal_addr;
109 unsigned long lbam_addr;
110 unsigned long lbah_addr;
111
112 unsigned long device_addr;
113
114 union {
115 unsigned long status_addr; /*  read: status  */
116 unsigned long command_addr; /* write: command */
117 };
118
119 unsigned long ctl_addr;
120
121 unsigned long irq_addr;
122};
1da177e4
LT
123
124#define OK_STAT(stat,good,bad) (((stat)&((good)|(bad)))==(good))
1da177e4 125
3a7d2484
BZ
126#define BAD_R_STAT (ATA_BUSY | ATA_ERR)
127#define BAD_W_STAT (BAD_R_STAT | ATA_DF)
128#define BAD_STAT (BAD_R_STAT | ATA_DRQ)
129#define DRIVE_READY (ATA_DRDY | ATA_DSC)
130
131#define BAD_CRC (ATA_ABORTED | ATA_ICRC)
1da177e4
LT
132
133#define SATA_NR_PORTS (3) /* 16 possible ?? */
134
135#define SATA_STATUS_OFFSET (0)
1da177e4 136#define SATA_ERROR_OFFSET (1)
1da177e4 137#define SATA_CONTROL_OFFSET (2)
1da177e4 138
1da177e4
LT
139/*
140 * Our Physical Region Descriptor (PRD) table should be large enough
141 * to handle the biggest I/O request we are likely to see. Since requests
142 * can have no more than 256 sectors, and since the typical blocksize is
143 * two or more sectors, we could get by with a limit of 128 entries here for
144 * the usual worst case. Most requests seem to include some contiguous blocks,
145 * further reducing the number of table entries required.
146 *
147 * The driver reverts to PIO mode for individual requests that exceed
148 * this limit (possible with 512 byte blocksizes, eg. MSDOS f/s), so handling
149 * 100% of all crazy scenarios here is not necessary.
150 *
151 * As it turns out though, we must allocate a full 4KB page for this,
152 * so the two PRD tables (ide0 & ide1) will each get half of that,
153 * allowing each to have about 256 entries (8 bytes each) from this.
154 */
155#define PRD_BYTES 8
156#define PRD_ENTRIES 256
157
158/*
159 * Some more useful definitions
160 */
161#define PARTN_BITS 6 /* number of minor dev bits for partitions */
162#define MAX_DRIVES 2 /* per interface; 2 assumed by lots of code */
151a6701 163
1da177e4
LT
164/*
165 * Timeouts for various operations:
166 */
d6e2955a 167enum {
602da297
DM
168 /* spec allows up to 20ms, but CF cards and SSD drives need more */
169 WAIT_DRQ = 1 * HZ, /* 1s */
d6e2955a
BZ
170 /* some laptops are very slow */
171 WAIT_READY = 5 * HZ, /* 5s */
172 /* should be less than 3ms (?), if all ATAPI CD is closed at boot */
173 WAIT_PIDENTIFY = 10 * HZ, /* 10s */
174 /* worst case when spinning up */
175 WAIT_WORSTCASE = 30 * HZ, /* 30s */
176 /* maximum wait for an IRQ to happen */
177 WAIT_CMD = 10 * HZ, /* 10s */
178 /* Some drives require a longer IRQ timeout. */
179 WAIT_FLOPPY_CMD = 50 * HZ, /* 50s */
180 /*
181 * Some drives (for example, Seagate STT3401A Travan) require a very
182 * long timeout, because they don't return an interrupt or clear their
183 * BSY bit until after the command completes (even retension commands).
184 */
185 WAIT_TAPE_CMD = 900 * HZ, /* 900s */
186 /* minimum sleep time */
187 WAIT_MIN_SLEEP = HZ / 50, /* 20ms */
188};
1da177e4 189
79e36a9f
EO
190/*
191 * Op codes for special requests to be handled by ide_special_rq().
192 * Values should be in the range of 0x20 to 0x3f.
193 */
194#define REQ_DRIVE_RESET 0x20
92f1f8fd 195#define REQ_DEVSET_EXEC 0x21
4abdc6ee
EO
196#define REQ_PARK_HEADS 0x22
197#define REQ_UNPARK_HEADS 0x23
79e36a9f 198
1da177e4
LT
199/*
200 * hwif_chipset_t is used to keep track of the specific hardware
201 * chipset used by each IDE interface, if known.
202 */
528a572d 203enum { ide_unknown, ide_generic, ide_pci,
1da177e4
LT
204 ide_cmd640, ide_dtc2278, ide_ali14xx,
205 ide_qd65xx, ide_umc8672, ide_ht6560b,
b7876a6f 206 ide_4drives, ide_pmac, ide_acorn,
9a0e77f2 207 ide_au1xxx, ide_palm3710
528a572d
BZ
208};
209
210typedef u8 hwif_chipset_t;
1da177e4
LT
211
212/*
213 * Structure to hold all information about the location of this port
214 */
9f36d314 215struct ide_hw {
4c3032d8
BZ
216 union {
217 struct ide_io_ports io_ports;
218 unsigned long io_ports_array[IDE_NR_PORTS];
219 };
220
1da177e4 221 int irq; /* our irq number */
c56c5648 222 struct device *dev, *parent;
d6276b5f 223 unsigned long config;
9f36d314 224};
1da177e4 225
9f36d314 226static inline void ide_std_init_ports(struct ide_hw *hw,
1da177e4
LT
227 unsigned long io_addr,
228 unsigned long ctl_addr)
229{
230 unsigned int i;
231
4c3032d8
BZ
232 for (i = 0; i <= 7; i++)
233 hw->io_ports_array[i] = io_addr++;
1da177e4 234
4c3032d8 235 hw->io_ports.ctl_addr = ctl_addr;
1da177e4
LT
236}
237
c5bfc375 238#define MAX_HWIFS 10
83ae20c8 239
1da177e4
LT
240/*
241 * Now for the data we need to maintain per-drive: ide_drive_t
242 */
243
244#define ide_scsi 0x21
245#define ide_disk 0x20
246#define ide_optical 0x7
247#define ide_cdrom 0x5
248#define ide_tape 0x1
249#define ide_floppy 0x0
250
251/*
252 * Special Driver Flags
1da177e4 253 */
ca1b96e0
BZ
254enum {
255 IDE_SFLAG_SET_GEOMETRY = (1 << 0),
256 IDE_SFLAG_RECALIBRATE = (1 << 1),
257 IDE_SFLAG_SET_MULTMODE = (1 << 2),
258};
1da177e4 259
1da177e4
LT
260/*
261 * Status returned from various ide_ functions
262 */
263typedef enum {
264 ide_stopped, /* no drive operation was started */
265 ide_started, /* a drive operation was started, handler was set */
266} ide_startstop_t;
267
60f85019
SS
268enum {
269 IDE_VALID_ERROR = (1 << 1),
270 IDE_VALID_FEATURE = IDE_VALID_ERROR,
271 IDE_VALID_NSECT = (1 << 2),
272 IDE_VALID_LBAL = (1 << 3),
273 IDE_VALID_LBAM = (1 << 4),
274 IDE_VALID_LBAH = (1 << 5),
275 IDE_VALID_DEVICE = (1 << 6),
276 IDE_VALID_LBA = IDE_VALID_LBAL |
277 IDE_VALID_LBAM |
278 IDE_VALID_LBAH,
279 IDE_VALID_OUT_TF = IDE_VALID_FEATURE |
280 IDE_VALID_NSECT |
281 IDE_VALID_LBA,
282 IDE_VALID_IN_TF = IDE_VALID_NSECT |
283 IDE_VALID_LBA,
284 IDE_VALID_OUT_HOB = IDE_VALID_OUT_TF,
285 IDE_VALID_IN_HOB = IDE_VALID_ERROR |
286 IDE_VALID_NSECT |
287 IDE_VALID_LBA,
288};
289
d6ff9f64
BZ
290enum {
291 IDE_TFLAG_LBA48 = (1 << 0),
60f85019
SS
292 IDE_TFLAG_WRITE = (1 << 1),
293 IDE_TFLAG_CUSTOM_HANDLER = (1 << 2),
294 IDE_TFLAG_DMA_PIO_FALLBACK = (1 << 3),
d6ff9f64 295 /* force 16-bit I/O operations */
60f85019 296 IDE_TFLAG_IO_16BIT = (1 << 4),
22aa4b32 297 /* struct ide_cmd was allocated using kmalloc() */
60f85019
SS
298 IDE_TFLAG_DYN = (1 << 5),
299 IDE_TFLAG_FS = (1 << 6),
300 IDE_TFLAG_MULTI_PIO = (1 << 7),
665d66e8 301 IDE_TFLAG_SET_XFER = (1 << 8),
19710d25
BZ
302};
303
304enum {
305 IDE_FTFLAG_FLAGGED = (1 << 0),
306 IDE_FTFLAG_SET_IN_FLAGS = (1 << 1),
307 IDE_FTFLAG_OUT_DATA = (1 << 2),
308 IDE_FTFLAG_IN_DATA = (1 << 3),
d6ff9f64
BZ
309};
310
311struct ide_taskfile {
745483f1
SS
312 u8 data; /* 0: data byte (for TASKFILE ioctl) */
313 union { /* 1: */
314 u8 error; /* read: error */
315 u8 feature; /* write: feature */
d6ff9f64 316 };
745483f1
SS
317 u8 nsect; /* 2: number of sectors */
318 u8 lbal; /* 3: LBA low */
319 u8 lbam; /* 4: LBA mid */
320 u8 lbah; /* 5: LBA high */
321 u8 device; /* 6: device select */
322 union { /* 7: */
323 u8 status; /* read: status */
d6ff9f64
BZ
324 u8 command; /* write: command */
325 };
326};
327
22aa4b32 328struct ide_cmd {
745483f1
SS
329 struct ide_taskfile tf;
330 struct ide_taskfile hob;
60f85019
SS
331 struct {
332 struct {
333 u8 tf;
334 u8 hob;
335 } out, in;
336 } valid;
337
665d66e8 338 u16 tf_flags;
19710d25 339 u8 ftf_flags; /* for TASKFILE ioctl */
0dfb991c 340 int protocol;
b6308ee0
BZ
341
342 int sg_nents; /* number of sg entries */
343 int orig_sg_nents;
344 int sg_dma_direction; /* DMA transfer direction */
345
bf717c0a 346 unsigned int nbytes;
b6308ee0 347 unsigned int nleft;
a08915ba
BZ
348 unsigned int last_xfer_len;
349
b6308ee0
BZ
350 struct scatterlist *cursg;
351 unsigned int cursg_ofs;
352
d6ff9f64 353 struct request *rq; /* copy of request */
22aa4b32 354};
d6ff9f64 355
67c56364
BZ
356/* ATAPI packet command flags */
357enum {
358 /* set when an error is considered normal - no retry (ide-tape) */
359 PC_FLAG_ABORT = (1 << 0),
360 PC_FLAG_SUPPRESS_ERROR = (1 << 1),
361 PC_FLAG_WAIT_FOR_DSC = (1 << 2),
362 PC_FLAG_DMA_OK = (1 << 3),
363 PC_FLAG_DMA_IN_PROGRESS = (1 << 4),
364 PC_FLAG_DMA_ERROR = (1 << 5),
365 PC_FLAG_WRITING = (1 << 6),
67c56364
BZ
366};
367
4cad085e 368#define ATAPI_WAIT_PC (60 * HZ)
67c56364
BZ
369
370struct ide_atapi_pc {
371 /* actual packet bytes */
372 u8 c[12];
373 /* incremented on each retry */
374 int retries;
375 int error;
376
377 /* bytes to transfer */
378 int req_xfer;
67c56364
BZ
379
380 /* the corresponding request */
381 struct request *rq;
382
383 unsigned long flags;
384
385 /*
386 * those are more or less driver-specific and some of them are subject
387 * to change/removal later.
388 */
67c56364
BZ
389 unsigned long timeout;
390};
391
8185d5aa 392struct ide_devset;
7f3c868b 393struct ide_driver;
1da177e4 394
e3a59b4d
HR
395#ifdef CONFIG_BLK_DEV_IDEACPI
396struct ide_acpi_drive_link;
397struct ide_acpi_hwif_link;
398#endif
399
806f80a6
BZ
400struct ide_drive_s;
401
402struct ide_disk_ops {
403 int (*check)(struct ide_drive_s *, const char *);
404 int (*get_capacity)(struct ide_drive_s *);
c3e33e04 405 void (*unlock_native_capacity)(struct ide_drive_s *);
806f80a6
BZ
406 void (*setup)(struct ide_drive_s *);
407 void (*flush)(struct ide_drive_s *);
408 int (*init_media)(struct ide_drive_s *, struct gendisk *);
409 int (*set_doorlock)(struct ide_drive_s *, struct gendisk *,
410 int);
411 ide_startstop_t (*do_request)(struct ide_drive_s *, struct request *,
412 sector_t);
badf8082
AV
413 int (*ioctl)(struct ide_drive_s *, struct block_device *,
414 fmode_t, unsigned int, unsigned long);
806f80a6
BZ
415};
416
3b8ac539
BP
417/* ATAPI device flags */
418enum {
419 IDE_AFLAG_DRQ_INTERRUPT = (1 << 0),
0578042d
BZ
420
421 /* ide-cd */
3b8ac539 422 /* Drive cannot eject the disc. */
bf64741f 423 IDE_AFLAG_NO_EJECT = (1 << 1),
3b8ac539 424 /* Drive is a pre ATAPI 1.2 drive. */
bf64741f 425 IDE_AFLAG_PRE_ATAPI12 = (1 << 2),
3b8ac539 426 /* TOC addresses are in BCD. */
bf64741f 427 IDE_AFLAG_TOCADDR_AS_BCD = (1 << 3),
3b8ac539 428 /* TOC track numbers are in BCD. */
bf64741f 429 IDE_AFLAG_TOCTRACKS_AS_BCD = (1 << 4),
3b8ac539 430 /* Saved TOC information is current. */
bf64741f 431 IDE_AFLAG_TOC_VALID = (1 << 6),
3b8ac539 432 /* We think that the drive door is locked. */
bf64741f 433 IDE_AFLAG_DOOR_LOCKED = (1 << 7),
3b8ac539 434 /* SET_CD_SPEED command is unsupported. */
bf64741f
BP
435 IDE_AFLAG_NO_SPEED_SELECT = (1 << 8),
436 IDE_AFLAG_VERTOS_300_SSD = (1 << 9),
437 IDE_AFLAG_VERTOS_600_ESD = (1 << 10),
438 IDE_AFLAG_SANYO_3CD = (1 << 11),
439 IDE_AFLAG_FULL_CAPS_PAGE = (1 << 12),
440 IDE_AFLAG_PLAY_AUDIO_OK = (1 << 13),
441 IDE_AFLAG_LE_SPEED_FIELDS = (1 << 14),
3b8ac539
BP
442
443 /* ide-floppy */
3b8ac539 444 /* Avoid commands not supported in Clik drive */
bf64741f 445 IDE_AFLAG_CLIK_DRIVE = (1 << 15),
3b8ac539 446 /* Requires BH algorithm for packets */
bf64741f 447 IDE_AFLAG_ZIP_DRIVE = (1 << 16),
49cac39e 448 /* Supports format progress report */
bf64741f 449 IDE_AFLAG_SRFP = (1 << 17),
3b8ac539
BP
450
451 /* ide-tape */
bf64741f 452 IDE_AFLAG_IGNORE_DSC = (1 << 18),
3b8ac539 453 /* 0 When the tape position is unknown */
bf64741f 454 IDE_AFLAG_ADDRESS_VALID = (1 << 19),
3b8ac539 455 /* Device already opened */
bf64741f 456 IDE_AFLAG_BUSY = (1 << 20),
3b8ac539 457 /* Attempt to auto-detect the current user block size */
bf64741f 458 IDE_AFLAG_DETECT_BS = (1 << 21),
3b8ac539 459 /* Currently on a filemark */
bf64741f 460 IDE_AFLAG_FILEMARK = (1 << 22),
3b8ac539 461 /* 0 = no tape is loaded, so we don't rewind after ejecting */
bf64741f 462 IDE_AFLAG_MEDIUM_PRESENT = (1 << 23),
f20f2586 463
bf64741f 464 IDE_AFLAG_NO_AUTOCLOSE = (1 << 24),
3b8ac539
BP
465};
466
97100fc8
BZ
467/* device flags */
468enum {
469 /* restore settings after device reset */
470 IDE_DFLAG_KEEP_SETTINGS = (1 << 0),
471 /* device is using DMA for read/write */
472 IDE_DFLAG_USING_DMA = (1 << 1),
473 /* okay to unmask other IRQs */
474 IDE_DFLAG_UNMASK = (1 << 2),
475 /* don't attempt flushes */
476 IDE_DFLAG_NOFLUSH = (1 << 3),
477 /* DSC overlap */
478 IDE_DFLAG_DSC_OVERLAP = (1 << 4),
479 /* give potential excess bandwidth */
480 IDE_DFLAG_NICE1 = (1 << 5),
481 /* device is physically present */
482 IDE_DFLAG_PRESENT = (1 << 6),
075affcb
BZ
483 /* disable Host Protected Area */
484 IDE_DFLAG_NOHPA = (1 << 7),
97100fc8
BZ
485 /* id read from device (synthetic if not set) */
486 IDE_DFLAG_ID_READ = (1 << 8),
487 IDE_DFLAG_NOPROBE = (1 << 9),
488 /* need to do check_media_change() */
489 IDE_DFLAG_REMOVABLE = (1 << 10),
490 /* needed for removable devices */
491 IDE_DFLAG_ATTACH = (1 << 11),
492 IDE_DFLAG_FORCED_GEOM = (1 << 12),
493 /* disallow setting unmask bit */
494 IDE_DFLAG_NO_UNMASK = (1 << 13),
495 /* disallow enabling 32-bit I/O */
496 IDE_DFLAG_NO_IO_32BIT = (1 << 14),
497 /* for removable only: door lock/unlock works */
498 IDE_DFLAG_DOORLOCKING = (1 << 15),
499 /* disallow DMA */
500 IDE_DFLAG_NODMA = (1 << 16),
65155b37 501 /* powermanagement told us not to do anything, so sleep nicely */
97100fc8 502 IDE_DFLAG_BLOCKED = (1 << 17),
97100fc8 503 /* sleeping & sleep field valid */
5317464d
BP
504 IDE_DFLAG_SLEEPING = (1 << 18),
505 IDE_DFLAG_POST_RESET = (1 << 19),
506 IDE_DFLAG_UDMA33_WARNED = (1 << 20),
507 IDE_DFLAG_LBA48 = (1 << 21),
97100fc8 508 /* status of write cache */
5317464d 509 IDE_DFLAG_WCACHE = (1 << 22),
97100fc8 510 /* used for ignoring ATA_DF */
5317464d 511 IDE_DFLAG_NOWERR = (1 << 23),
c3922048 512 /* retrying in PIO */
5317464d
BP
513 IDE_DFLAG_DMA_PIO_RETRY = (1 << 24),
514 IDE_DFLAG_LBA = (1 << 25),
4abdc6ee 515 /* don't unload heads */
5317464d 516 IDE_DFLAG_NO_UNLOAD = (1 << 26),
4abdc6ee 517 /* heads unloaded, please don't reset port */
5317464d
BP
518 IDE_DFLAG_PARKED = (1 << 27),
519 IDE_DFLAG_MEDIA_CHANGED = (1 << 28),
da167876 520 /* write protect */
5317464d
BP
521 IDE_DFLAG_WP = (1 << 29),
522 IDE_DFLAG_FORMAT_IN_PROGRESS = (1 << 30),
734affdc 523 IDE_DFLAG_NIEN_QUIRK = (1 << 31),
97100fc8
BZ
524};
525
d7c26ebb 526struct ide_drive_s {
1da177e4
LT
527 char name[4]; /* drive name, such as "hda" */
528 char driver_req[10]; /* requests specific driver */
529
165125e1 530 struct request_queue *queue; /* request queue */
1da177e4
LT
531
532 struct request *rq; /* current request */
1da177e4 533 void *driver_data; /* extra driver data */
48fb2688 534 u16 *id; /* identification info */
7662d046 535#ifdef CONFIG_IDE_PROC_FS
1da177e4 536 struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
92f1f8fd 537 const struct ide_proc_devset *settings; /* /proc/ide/ drive settings */
7662d046 538#endif
1da177e4
LT
539 struct hwif_s *hwif; /* actually (ide_hwif_t *) */
540
806f80a6
BZ
541 const struct ide_disk_ops *disk_ops;
542
97100fc8
BZ
543 unsigned long dev_flags;
544
1da177e4 545 unsigned long sleep; /* sleep until this time */
1da177e4
LT
546 unsigned long timeout; /* max time to wait for irq */
547
ca1b96e0 548 u8 special_flags; /* special action flags */
1da177e4 549
7f612f27 550 u8 select; /* basic drive/head select reg value */
1da177e4 551 u8 retry_pio; /* retrying dma capable host in pio */
1da177e4 552 u8 waiting_for_dma; /* dma currently in progress */
0a9b6f88 553 u8 dma; /* atapi dma flag */
1da177e4 554
1da177e4 555 u8 init_speed; /* transfer rate set at boot */
1da177e4 556 u8 current_speed; /* current transfer rate set */
513daadd 557 u8 desired_speed; /* desired transfer rate set */
d2d4e780 558 u8 pio_mode; /* for ->set_pio_mode _only_ */
54a4ec46
SS
559 u8 dma_mode; /* for ->set_dma_mode _only_ */
560 u8 dn; /* now wide spread use */
1da177e4
LT
561 u8 acoustic; /* acoustic management */
562 u8 media; /* disk, cdrom, tape, floppy, ... */
1da177e4
LT
563 u8 ready_stat; /* min status value for drive ready */
564 u8 mult_count; /* current multiple sector setting */
565 u8 mult_req; /* requested multiple sector setting */
1da177e4 566 u8 io_32bit; /* 0=16-bit, 1=32-bit, 2/3=32bit+sync */
3a7d2484 567 u8 bad_wstat; /* used for ignoring ATA_DF */
1da177e4
LT
568 u8 head; /* "real" number of heads */
569 u8 sect; /* "real" sectors per track */
570 u8 bios_head; /* BIOS/fdisk/LILO number of heads */
571 u8 bios_sect; /* BIOS/fdisk/LILO sectors per track */
572
baf08f0b
BZ
573 /* delay this long before sending packet command */
574 u8 pc_delay;
575
1da177e4
LT
576 unsigned int bios_cyl; /* BIOS/fdisk/LILO number of cyls */
577 unsigned int cyl; /* "real" number of cyls */
5bfb151f 578 void *drive_data; /* used by set_pio_mode/dev_select() */
1da177e4
LT
579 unsigned int failures; /* current failure count */
580 unsigned int max_failures; /* maximum allowed failure count */
e957b60d 581 u64 probed_capacity;/* initial/native media capacity */
1da177e4
LT
582 u64 capacity64; /* total number of sectors */
583
584 int lun; /* logical unit */
585 int crc_count; /* crc counter to reduce drive speed */
b22b2ca4
BP
586
587 unsigned long debug_mask; /* debugging levels switch */
588
e3a59b4d
HR
589#ifdef CONFIG_BLK_DEV_IDEACPI
590 struct ide_acpi_drive_link *acpidata;
591#endif
1da177e4
LT
592 struct list_head list;
593 struct device gendev;
f36d4024 594 struct completion gendev_rel_comp; /* to deal with device release() */
d7c26ebb 595
2b9efba4
BZ
596 /* current packet command */
597 struct ide_atapi_pc *pc;
598
5e2040fd
BZ
599 /* last failed packet command */
600 struct ide_atapi_pc *failed_pc;
601
d7c26ebb 602 /* callback for packet commands */
03a2faae 603 int (*pc_callback)(struct ide_drive_s *, int);
3b8ac539 604
d6251d44
BP
605 ide_startstop_t (*irq_handler)(struct ide_drive_s *);
606
3b8ac539 607 unsigned long atapi_flags;
67c56364
BZ
608
609 struct ide_atapi_pc request_sense_pc;
a1df5169
BP
610
611 /* current sense rq and buffer */
612 bool sense_rq_armed;
82ed4db4 613 struct request *sense_rq;
a1df5169 614 struct request_sense sense_data;
d7c26ebb
BP
615};
616
617typedef struct ide_drive_s ide_drive_t;
1da177e4 618
5aeddf90
BP
619#define to_ide_device(dev) container_of(dev, ide_drive_t, gendev)
620
621#define to_ide_drv(obj, cont_type) \
8fed4368 622 container_of(obj, struct cont_type, dev)
5aeddf90
BP
623
624#define ide_drv_g(disk, cont_type) \
625 container_of((disk)->private_data, struct cont_type, driver)
8604affd 626
039788e1 627struct ide_port_info;
1da177e4 628
374e042c
BZ
629struct ide_tp_ops {
630 void (*exec_command)(struct hwif_s *, u8);
631 u8 (*read_status)(struct hwif_s *);
632 u8 (*read_altstatus)(struct hwif_s *);
ecf3a31d 633 void (*write_devctl)(struct hwif_s *, u8);
374e042c 634
abb596b2 635 void (*dev_select)(ide_drive_t *);
c9ff9e7b 636 void (*tf_load)(ide_drive_t *, struct ide_taskfile *, u8);
3153c26b 637 void (*tf_read)(ide_drive_t *, struct ide_taskfile *, u8);
374e042c 638
adb1af98
BZ
639 void (*input_data)(ide_drive_t *, struct ide_cmd *,
640 void *, unsigned int);
641 void (*output_data)(ide_drive_t *, struct ide_cmd *,
642 void *, unsigned int);
374e042c
BZ
643};
644
645extern const struct ide_tp_ops default_tp_ops;
646
39b986a6
BZ
647/**
648 * struct ide_port_ops - IDE port operations
649 *
650 * @init_dev: host specific initialization of a device
651 * @set_pio_mode: routine to program host for PIO mode
652 * @set_dma_mode: routine to program host for DMA mode
39b986a6
BZ
653 * @reset_poll: chipset polling based on hba specifics
654 * @pre_reset: chipset specific changes to default for device-hba resets
655 * @resetproc: routine to reset controller after a disk reset
656 * @maskproc: special host masking for drive selection
657 * @quirkproc: check host's drive quirk list
bfa7d8e5 658 * @clear_irq: clear IRQ
39b986a6
BZ
659 *
660 * @mdma_filter: filter MDMA modes
661 * @udma_filter: filter UDMA modes
662 *
663 * @cable_detect: detect cable type
664 */
ac95beed 665struct ide_port_ops {
e6d95bd1 666 void (*init_dev)(ide_drive_t *);
e085b3ca 667 void (*set_pio_mode)(struct hwif_s *, ide_drive_t *);
8776168c 668 void (*set_dma_mode)(struct hwif_s *, ide_drive_t *);
2a842aca 669 blk_status_t (*reset_poll)(ide_drive_t *);
ac95beed 670 void (*pre_reset)(ide_drive_t *);
ac95beed 671 void (*resetproc)(ide_drive_t *);
ac95beed 672 void (*maskproc)(ide_drive_t *, int);
ac95beed 673 void (*quirkproc)(ide_drive_t *);
bfa7d8e5 674 void (*clear_irq)(ide_drive_t *);
f4d3ffa5 675 int (*test_irq)(struct hwif_s *);
ac95beed
BZ
676
677 u8 (*mdma_filter)(ide_drive_t *);
678 u8 (*udma_filter)(ide_drive_t *);
679
680 u8 (*cable_detect)(struct hwif_s *);
681};
682
5e37bdc0
BZ
683struct ide_dma_ops {
684 void (*dma_host_set)(struct ide_drive_s *, int);
22981694 685 int (*dma_setup)(struct ide_drive_s *, struct ide_cmd *);
5e37bdc0
BZ
686 void (*dma_start)(struct ide_drive_s *);
687 int (*dma_end)(struct ide_drive_s *);
688 int (*dma_test_irq)(struct ide_drive_s *);
689 void (*dma_lost_irq)(struct ide_drive_s *);
35c9b4da 690 /* below ones are optional */
8a4a5738 691 int (*dma_check)(struct ide_drive_s *, struct ide_cmd *);
22117d6e 692 int (*dma_timer_expiry)(struct ide_drive_s *);
35c9b4da 693 void (*dma_clear)(struct ide_drive_s *);
592b5315
SS
694 /*
695 * The following method is optional and only required to be
696 * implemented for the SFF-8038i compatible controllers.
697 */
698 u8 (*dma_sff_read_status)(struct hwif_s *);
5e37bdc0
BZ
699};
700
5880b5de
BZ
701enum {
702 IDE_PFLAG_PROBING = (1 << 0),
703};
704
08da591e
BZ
705struct ide_host;
706
1da177e4 707typedef struct hwif_s {
1da177e4 708 struct hwif_s *mate; /* other hwif from same PCI chip */
1da177e4
LT
709 struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
710
08da591e
BZ
711 struct ide_host *host;
712
1da177e4
LT
713 char name[6]; /* name of interface, eg. "ide0" */
714
4c3032d8
BZ
715 struct ide_io_ports io_ports;
716
1da177e4 717 unsigned long sata_scr[SATA_NR_PORTS];
1da177e4 718
2bd24a1c 719 ide_drive_t *devices[MAX_DRIVES + 1];
1da177e4 720
5880b5de
BZ
721 unsigned long port_flags;
722
1da177e4
LT
723 u8 major; /* our major number */
724 u8 index; /* 0 for ide0; 1 for ide1; ... */
725 u8 channel; /* for dual-port chips: 0=primary, 1=secondary */
1da177e4 726
e95d9c6b 727 u32 host_flags;
6a824c92 728
4099d143
BZ
729 u8 pio_mask;
730
1da177e4
LT
731 u8 ultra_mask;
732 u8 mwdma_mask;
733 u8 swdma_mask;
734
49521f97
BZ
735 u8 cbl; /* cable type */
736
1da177e4
LT
737 hwif_chipset_t chipset; /* sub-module for tuning.. */
738
36501650
BZ
739 struct device *dev;
740
1da177e4
LT
741 void (*rw_disk)(ide_drive_t *, struct request *);
742
374e042c 743 const struct ide_tp_ops *tp_ops;
ac95beed 744 const struct ide_port_ops *port_ops;
f37afdac 745 const struct ide_dma_ops *dma_ops;
bfa14b42 746
1da177e4
LT
747 /* dma physical region descriptor table (cpu view) */
748 unsigned int *dmatable_cpu;
749 /* dma physical region descriptor table (dma view) */
750 dma_addr_t dmatable_dma;
2bbd57ca
BZ
751
752 /* maximum number of PRD table entries */
753 int prd_max_nents;
754 /* PRD entry size in bytes */
755 int prd_ent_size;
756
1da177e4
LT
757 /* Scatter-gather list used to build the above */
758 struct scatterlist *sg_table;
759 int sg_max_nents; /* Maximum number of entries in it */
1da177e4 760
22aa4b32 761 struct ide_cmd cmd; /* current command */
d6ff9f64 762
1da177e4
LT
763 int rqsize; /* max sectors per request */
764 int irq; /* our irq number */
765
1da177e4 766 unsigned long dma_base; /* base addr for dma ports */
1da177e4 767
1da177e4
LT
768 unsigned long config_data; /* for use by chipset-specific code */
769 unsigned long select_data; /* for use by chipset-specific code */
770
020e322d
SS
771 unsigned long extra_base; /* extra addr for dma ports */
772 unsigned extra_ports; /* number of extra dma ports */
773
1da177e4 774 unsigned present : 1; /* this interface exists */
5b31f855 775 unsigned busy : 1; /* serializes devices on a port */
1da177e4 776
f74c9141
BZ
777 struct device gendev;
778 struct device *portdev;
779
f36d4024 780 struct completion gendev_rel_comp; /* To deal with device release() */
1da177e4
LT
781
782 void *hwif_data; /* extra hwif data */
783
e3a59b4d
HR
784#ifdef CONFIG_BLK_DEV_IDEACPI
785 struct ide_acpi_hwif_link *acpidata;
786#endif
b65fac32
BZ
787
788 /* IRQ handler, if active */
789 ide_startstop_t (*handler)(ide_drive_t *);
790
791 /* BOOL: polling active & poll_timeout field valid */
792 unsigned int polling : 1;
793
794 /* current drive */
795 ide_drive_t *cur_dev;
796
797 /* current request */
798 struct request *rq;
799
800 /* failsafe timer */
801 struct timer_list timer;
802 /* timeout value during long polls */
803 unsigned long poll_timeout;
804 /* queried upon timeouts */
805 int (*expiry)(ide_drive_t *);
806
807 int req_gen;
808 int req_gen_timer;
809
810 spinlock_t lock;
22fc6ecc 811} ____cacheline_internodealigned_in_smp ide_hwif_t;
1da177e4 812
a36223b0
BZ
813#define MAX_HOST_PORTS 4
814
48c3c107 815struct ide_host {
2bd24a1c 816 ide_hwif_t *ports[MAX_HOST_PORTS + 1];
48c3c107 817 unsigned int n_ports;
6cdf6eb3 818 struct device *dev[2];
e354c1d8 819
2ed0ef54 820 int (*init_chipset)(struct pci_dev *);
e354c1d8
BZ
821
822 void (*get_lock)(irq_handler_t, void *);
823 void (*release_lock)(void);
824
849d7130 825 irq_handler_t irq_handler;
e354c1d8 826
ef0b0427 827 unsigned long host_flags;
255115fb
BZ
828
829 int irq_flags;
830
6cdf6eb3 831 void *host_priv;
bd53cbcc 832 ide_hwif_t *cur_port; /* for hosts requiring serialization */
5b31f855
BZ
833
834 /* used for hosts requiring serialization */
e720b9e4 835 volatile unsigned long host_busy;
48c3c107
BZ
836};
837
5b31f855
BZ
838#define IDE_HOST_BUSY 0
839
1da177e4
LT
840/*
841 * internal ide interrupt handler type
842 */
1da177e4
LT
843typedef ide_startstop_t (ide_handler_t)(ide_drive_t *);
844typedef int (ide_expiry_t)(ide_drive_t *);
845
0eea6458 846/* used by ide-cd, ide-floppy, etc. */
adb1af98 847typedef void (xfer_func_t)(ide_drive_t *, struct ide_cmd *, void *, unsigned);
0eea6458 848
f9383c42 849extern struct mutex ide_setting_mtx;
1da177e4 850
92f1f8fd
EO
851/*
852 * configurable drive settings
853 */
854
855#define DS_SYNC (1 << 0)
856
857struct ide_devset {
858 int (*get)(ide_drive_t *);
859 int (*set)(ide_drive_t *, int);
860 unsigned int flags;
861};
862
863#define __DEVSET(_flags, _get, _set) { \
864 .flags = _flags, \
865 .get = _get, \
866 .set = _set, \
867}
7662d046 868
8185d5aa 869#define ide_devset_get(name, field) \
92f1f8fd 870static int get_##name(ide_drive_t *drive) \
8185d5aa
BZ
871{ \
872 return drive->field; \
873}
874
875#define ide_devset_set(name, field) \
92f1f8fd 876static int set_##name(ide_drive_t *drive, int arg) \
8185d5aa
BZ
877{ \
878 drive->field = arg; \
879 return 0; \
880}
881
97100fc8
BZ
882#define ide_devset_get_flag(name, flag) \
883static int get_##name(ide_drive_t *drive) \
884{ \
885 return !!(drive->dev_flags & flag); \
886}
887
888#define ide_devset_set_flag(name, flag) \
889static int set_##name(ide_drive_t *drive, int arg) \
890{ \
891 if (arg) \
892 drive->dev_flags |= flag; \
893 else \
894 drive->dev_flags &= ~flag; \
895 return 0; \
896}
897
92f1f8fd
EO
898#define __IDE_DEVSET(_name, _flags, _get, _set) \
899const struct ide_devset ide_devset_##_name = \
900 __DEVSET(_flags, _get, _set)
901
902#define IDE_DEVSET(_name, _flags, _get, _set) \
903static __IDE_DEVSET(_name, _flags, _get, _set)
904
905#define ide_devset_rw(_name, _func) \
906IDE_DEVSET(_name, 0, get_##_func, set_##_func)
907
908#define ide_devset_w(_name, _func) \
909IDE_DEVSET(_name, 0, NULL, set_##_func)
910
f8790489
BZ
911#define ide_ext_devset_rw(_name, _func) \
912__IDE_DEVSET(_name, 0, get_##_func, set_##_func)
913
914#define ide_ext_devset_rw_sync(_name, _func) \
915__IDE_DEVSET(_name, DS_SYNC, get_##_func, set_##_func)
92f1f8fd
EO
916
917#define ide_decl_devset(_name) \
918extern const struct ide_devset ide_devset_##_name
919
920ide_decl_devset(io_32bit);
921ide_decl_devset(keepsettings);
922ide_decl_devset(pio_mode);
923ide_decl_devset(unmaskirq);
924ide_decl_devset(using_dma);
925
7662d046 926#ifdef CONFIG_IDE_PROC_FS
1da177e4 927/*
92f1f8fd 928 * /proc/ide interface
1da177e4
LT
929 */
930
92f1f8fd
EO
931#define ide_devset_rw_field(_name, _field) \
932ide_devset_get(_name, _field); \
933ide_devset_set(_name, _field); \
934IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name)
935
97100fc8
BZ
936#define ide_devset_rw_flag(_name, _field) \
937ide_devset_get_flag(_name, _field); \
938ide_devset_set_flag(_name, _field); \
939IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name)
940
92f1f8fd
EO
941struct ide_proc_devset {
942 const char *name;
943 const struct ide_devset *setting;
944 int min, max;
945 int (*mulf)(ide_drive_t *);
946 int (*divf)(ide_drive_t *);
8185d5aa
BZ
947};
948
92f1f8fd
EO
949#define __IDE_PROC_DEVSET(_name, _min, _max, _mulf, _divf) { \
950 .name = __stringify(_name), \
951 .setting = &ide_devset_##_name, \
952 .min = _min, \
953 .max = _max, \
954 .mulf = _mulf, \
955 .divf = _divf, \
8185d5aa
BZ
956}
957
92f1f8fd
EO
958#define IDE_PROC_DEVSET(_name, _min, _max) \
959__IDE_PROC_DEVSET(_name, _min, _max, NULL, NULL)
8185d5aa 960
1da177e4
LT
961typedef struct {
962 const char *name;
d161a13f 963 umode_t mode;
ec7d9c9c 964 int (*show)(struct seq_file *, void *);
1da177e4
LT
965} ide_proc_entry_t;
966
ecfd80e4
BZ
967void proc_ide_create(void);
968void proc_ide_destroy(void);
5cbf79cd 969void ide_proc_register_port(ide_hwif_t *);
d9270a3f 970void ide_proc_port_register_devices(ide_hwif_t *);
5b0c4b30 971void ide_proc_unregister_device(ide_drive_t *);
5cbf79cd 972void ide_proc_unregister_port(ide_hwif_t *);
7f3c868b
BZ
973void ide_proc_register_driver(ide_drive_t *, struct ide_driver *);
974void ide_proc_unregister_driver(ide_drive_t *, struct ide_driver *);
7662d046 975
ec7d9c9c
CH
976int ide_capacity_proc_show(struct seq_file *m, void *v);
977int ide_geometry_proc_show(struct seq_file *m, void *v);
1da177e4 978#else
ecfd80e4
BZ
979static inline void proc_ide_create(void) { ; }
980static inline void proc_ide_destroy(void) { ; }
5cbf79cd 981static inline void ide_proc_register_port(ide_hwif_t *hwif) { ; }
d9270a3f 982static inline void ide_proc_port_register_devices(ide_hwif_t *hwif) { ; }
5b0c4b30 983static inline void ide_proc_unregister_device(ide_drive_t *drive) { ; }
5cbf79cd 984static inline void ide_proc_unregister_port(ide_hwif_t *hwif) { ; }
7f3c868b
BZ
985static inline void ide_proc_register_driver(ide_drive_t *drive,
986 struct ide_driver *driver) { ; }
987static inline void ide_proc_unregister_driver(ide_drive_t *drive,
988 struct ide_driver *driver) { ; }
1da177e4
LT
989#endif
990
e1c7c464
BP
991enum {
992 /* enter/exit functions */
993 IDE_DBG_FUNC = (1 << 0),
994 /* sense key/asc handling */
995 IDE_DBG_SENSE = (1 << 1),
996 /* packet commands handling */
997 IDE_DBG_PC = (1 << 2),
998 /* request handling */
999 IDE_DBG_RQ = (1 << 3),
1000 /* driver probing/setup */
1001 IDE_DBG_PROBE = (1 << 4),
1002};
1003
1004/* DRV_NAME has to be defined in the driver before using the macro below */
088b1b88
BP
1005#define __ide_debug_log(lvl, fmt, args...) \
1006{ \
1007 if (unlikely(drive->debug_mask & lvl)) \
1008 printk(KERN_INFO DRV_NAME ": %s: " fmt "\n", \
1009 __func__, ## args); \
e1c7c464
BP
1010}
1011
1da177e4 1012/*
0d346ba0 1013 * Power Management state machine (rq->pm->pm_step).
1da177e4 1014 *
0d346ba0 1015 * For each step, the core calls ide_start_power_step() first.
1da177e4
LT
1016 * This can return:
1017 * - ide_stopped : In this case, the core calls us back again unless
1018 * step have been set to ide_power_state_completed.
1019 * - ide_started : In this case, the channel is left busy until an
1020 * async event (interrupt) occurs.
0d346ba0 1021 * Typically, ide_start_power_step() will issue a taskfile request with
1da177e4
LT
1022 * do_rw_taskfile().
1023 *
0d346ba0 1024 * Upon reception of the interrupt, the core will call ide_complete_power_step()
1da177e4
LT
1025 * with the error code if any. This routine should update the step value
1026 * and return. It should not start a new request. The core will call
0d346ba0
BZ
1027 * ide_start_power_step() for the new step value, unless step have been
1028 * set to IDE_PM_COMPLETED.
1da177e4 1029 */
1da177e4 1030enum {
0d346ba0
BZ
1031 IDE_PM_START_SUSPEND,
1032 IDE_PM_FLUSH_CACHE = IDE_PM_START_SUSPEND,
1033 IDE_PM_STANDBY,
1034
1035 IDE_PM_START_RESUME,
1036 IDE_PM_RESTORE_PIO = IDE_PM_START_RESUME,
1037 IDE_PM_IDLE,
1038 IDE_PM_RESTORE_DMA,
1039
1040 IDE_PM_COMPLETED,
1da177e4
LT
1041};
1042
e2984c62
BZ
1043int generic_ide_suspend(struct device *, pm_message_t);
1044int generic_ide_resume(struct device *);
1045
1046void ide_complete_power_step(ide_drive_t *, struct request *);
1047ide_startstop_t ide_start_power_step(ide_drive_t *, struct request *);
3616b653 1048void ide_complete_pm_rq(ide_drive_t *, struct request *);
e2984c62
BZ
1049void ide_check_pm_state(ide_drive_t *, struct request *);
1050
1da177e4
LT
1051/*
1052 * Subdrivers support.
4ef3b8f4
LR
1053 *
1054 * The gendriver.owner field should be set to the module owner of this driver.
1055 * The gendriver.name field should be set to the name of this driver
1da177e4 1056 */
7f3c868b 1057struct ide_driver {
1da177e4 1058 const char *version;
1da177e4 1059 ide_startstop_t (*do_request)(ide_drive_t *, struct request *, sector_t);
1da177e4 1060 struct device_driver gen_driver;
4031bbe4
RK
1061 int (*probe)(ide_drive_t *);
1062 void (*remove)(ide_drive_t *);
0d2157f7 1063 void (*resume)(ide_drive_t *);
4031bbe4 1064 void (*shutdown)(ide_drive_t *);
7662d046 1065#ifdef CONFIG_IDE_PROC_FS
79cb3803
BZ
1066 ide_proc_entry_t * (*proc_entries)(ide_drive_t *);
1067 const struct ide_proc_devset * (*proc_devsets)(ide_drive_t *);
7662d046
BZ
1068#endif
1069};
1da177e4 1070
7f3c868b 1071#define to_ide_driver(drv) container_of(drv, struct ide_driver, gen_driver)
4031bbe4 1072
08da591e
BZ
1073int ide_device_get(ide_drive_t *);
1074void ide_device_put(ide_drive_t *);
1075
aa768773
BZ
1076struct ide_ioctl_devset {
1077 unsigned int get_ioctl;
1078 unsigned int set_ioctl;
92f1f8fd 1079 const struct ide_devset *setting;
aa768773
BZ
1080};
1081
1082int ide_setting_ioctl(ide_drive_t *, struct block_device *, unsigned int,
1083 unsigned long, const struct ide_ioctl_devset *);
1084
1bddd9e6 1085int generic_ide_ioctl(ide_drive_t *, struct block_device *, unsigned, unsigned long);
1da177e4 1086
ebae41a5
BZ
1087extern int ide_vlb_clk;
1088extern int ide_pci_clk;
1089
2a842aca 1090int ide_end_rq(ide_drive_t *, struct request *, blk_status_t, unsigned int);
327fa1c2
BZ
1091void ide_kill_rq(ide_drive_t *, struct request *);
1092
60c0cd02
BZ
1093void __ide_set_handler(ide_drive_t *, ide_handler_t *, unsigned int);
1094void ide_set_handler(ide_drive_t *, ide_handler_t *, unsigned int);
1da177e4 1095
35b5d0be
BZ
1096void ide_execute_command(ide_drive_t *, struct ide_cmd *, ide_handler_t *,
1097 unsigned int);
1fc14258 1098
9f87abe8
BZ
1099void ide_pad_transfer(ide_drive_t *, int, int);
1100
9892ec54 1101ide_startstop_t ide_error(ide_drive_t *, const char *, u8);
1da177e4 1102
4dde4492 1103void ide_fix_driveid(u16 *);
01745112 1104
1da177e4
LT
1105extern void ide_fixstring(u8 *, const int, const int);
1106
28ee9bc5 1107int ide_busy_sleep(ide_drive_t *, unsigned long, int);
b163f46d 1108
fa56d4cb 1109int __ide_wait_stat(ide_drive_t *, u8, u8, unsigned long, u8 *);
74af21cf 1110int ide_wait_stat(ide_startstop_t *, ide_drive_t *, u8, u8, unsigned long);
1da177e4 1111
c4e66c36 1112ide_startstop_t ide_do_park_unpark(ide_drive_t *, struct request *);
11938c92 1113ide_startstop_t ide_do_devset(ide_drive_t *, struct request *);
c4e66c36 1114
1da177e4
LT
1115extern ide_startstop_t ide_do_reset (ide_drive_t *);
1116
92f1f8fd
EO
1117extern int ide_devset_execute(ide_drive_t *drive,
1118 const struct ide_devset *setting, int arg);
1119
22aa4b32 1120void ide_complete_cmd(ide_drive_t *, struct ide_cmd *, u8, u8);
2a842aca 1121int ide_complete_rq(ide_drive_t *, blk_status_t, unsigned int);
1da177e4 1122
3153c26b 1123void ide_tf_readback(ide_drive_t *drive, struct ide_cmd *cmd);
745483f1 1124void ide_tf_dump(const char *, struct ide_cmd *);
1da177e4 1125
374e042c
BZ
1126void ide_exec_command(ide_hwif_t *, u8);
1127u8 ide_read_status(ide_hwif_t *);
1128u8 ide_read_altstatus(ide_hwif_t *);
ecf3a31d 1129void ide_write_devctl(ide_hwif_t *, u8);
374e042c 1130
abb596b2 1131void ide_dev_select(ide_drive_t *);
c9ff9e7b 1132void ide_tf_load(ide_drive_t *, struct ide_taskfile *, u8);
3153c26b 1133void ide_tf_read(ide_drive_t *, struct ide_taskfile *, u8);
374e042c 1134
adb1af98
BZ
1135void ide_input_data(ide_drive_t *, struct ide_cmd *, void *, unsigned int);
1136void ide_output_data(ide_drive_t *, struct ide_cmd *, void *, unsigned int);
374e042c 1137
ed4af48f 1138void SELECT_MASK(ide_drive_t *, int);
1da177e4 1139
92eb4380 1140u8 ide_read_error(ide_drive_t *);
1823649b 1141void ide_read_bcount_and_ireason(ide_drive_t *, u16 *, u8 *);
92eb4380 1142
103f7033
BP
1143int ide_check_ireason(ide_drive_t *, struct request *, int, int, int);
1144
51509eec
BZ
1145int ide_check_atapi_device(ide_drive_t *, const char *);
1146
7bf7420a
BZ
1147void ide_init_pc(struct ide_atapi_pc *);
1148
4abdc6ee
EO
1149/* Disk head parking */
1150extern wait_queue_head_t ide_park_wq;
1151ssize_t ide_park_show(struct device *dev, struct device_attribute *attr,
1152 char *buf);
1153ssize_t ide_park_store(struct device *dev, struct device_attribute *attr,
1154 const char *buf, size_t len);
1155
7645c151
BZ
1156/*
1157 * Special requests for ide-tape block device strategy routine.
1158 *
1159 * In order to service a character device command, we add special requests to
1160 * the tail of our block device request queue and wait for their completion.
1161 */
1162enum {
1163 REQ_IDETAPE_PC1 = (1 << 0), /* packet command (first stage) */
1164 REQ_IDETAPE_PC2 = (1 << 1), /* packet command (second stage) */
1165 REQ_IDETAPE_READ = (1 << 2),
1166 REQ_IDETAPE_WRITE = (1 << 3),
1167};
1168
5a0e43b5 1169int ide_queue_pc_tail(ide_drive_t *, struct gendisk *, struct ide_atapi_pc *,
b13345f3 1170 void *, unsigned int);
7645c151 1171
de699ad5 1172int ide_do_test_unit_ready(ide_drive_t *, struct gendisk *);
0c8a6c7a 1173int ide_do_start_stop(ide_drive_t *, struct gendisk *, int);
0578042d 1174int ide_set_media_lock(ide_drive_t *, struct gendisk *, int);
6b0da28b 1175void ide_create_request_sense_cmd(ide_drive_t *, struct ide_atapi_pc *);
6b544fcc 1176void ide_retry_pc(ide_drive_t *drive);
0578042d 1177
a1df5169 1178void ide_prep_sense(ide_drive_t *drive, struct request *rq);
5c4be572 1179int ide_queue_sense_rq(ide_drive_t *drive, void *special);
a1df5169 1180
4cad085e 1181int ide_cd_expiry(ide_drive_t *);
844b9468 1182
392de1d5
BP
1183int ide_cd_get_xferlen(struct request *);
1184
b788ee9c 1185ide_startstop_t ide_issue_pc(ide_drive_t *, struct ide_cmd *);
594c16d8 1186
22aa4b32 1187ide_startstop_t do_rw_taskfile(ide_drive_t *, struct ide_cmd *);
1da177e4 1188
a08915ba
BZ
1189void ide_pio_bytes(ide_drive_t *, struct ide_cmd *, unsigned int, unsigned int);
1190
adb1af98 1191void ide_finish_cmd(ide_drive_t *, struct ide_cmd *, u8);
4d7a984b 1192
22aa4b32
BZ
1193int ide_raw_taskfile(ide_drive_t *, struct ide_cmd *, u8 *, u16);
1194int ide_no_data_taskfile(ide_drive_t *, struct ide_cmd *);
9a3c49be 1195
22aa4b32 1196int ide_taskfile_ioctl(ide_drive_t *, unsigned long);
1da177e4 1197
fa56d4cb 1198int ide_dev_read_id(ide_drive_t *, u8, u16 *, int);
2ebe1d9e 1199
1da177e4 1200extern int ide_driveid_update(ide_drive_t *);
1da177e4
LT
1201extern int ide_config_drive_speed(ide_drive_t *, u8);
1202extern u8 eighty_ninty_three (ide_drive_t *);
1da177e4
LT
1203extern int taskfile_lib_get_identify(ide_drive_t *drive, u8 *);
1204
1205extern int ide_wait_not_busy(ide_hwif_t *hwif, unsigned long timeout);
1206
1da177e4
LT
1207extern void ide_stall_queue(ide_drive_t *drive, unsigned long timeout);
1208
10738ba8 1209extern void ide_timer_expiry(struct timer_list *t);
7d12e780 1210extern irqreturn_t ide_intr(int irq, void *dev_id);
165125e1 1211extern void do_ide_request(struct request_queue *);
6072f749 1212extern void ide_requeue_and_plug(ide_drive_t *drive, struct request *rq);
1da177e4
LT
1213
1214void ide_init_disk(struct gendisk *, ide_drive_t *);
1215
6d208b39 1216#ifdef CONFIG_IDEPCI_PCIBUS_ORDER
725522b5
GKH
1217extern int __ide_pci_register_driver(struct pci_driver *driver, struct module *owner, const char *mod_name);
1218#define ide_pci_register_driver(d) __ide_pci_register_driver(d, THIS_MODULE, KBUILD_MODNAME)
6d208b39
BZ
1219#else
1220#define ide_pci_register_driver(d) pci_register_driver(d)
1221#endif
1222
6636487e
BZ
1223static inline int ide_pci_is_in_compatibility_mode(struct pci_dev *dev)
1224{
1225 if ((dev->class >> 8) == PCI_CLASS_STORAGE_IDE && (dev->class & 5) != 5)
1226 return 1;
1227 return 0;
1228}
1229
86ccf37c 1230void ide_pci_setup_ports(struct pci_dev *, const struct ide_port_info *,
9f36d314 1231 struct ide_hw *, struct ide_hw **);
85620436 1232void ide_setup_pci_noise(struct pci_dev *, const struct ide_port_info *);
1da177e4 1233
8e882ba1 1234#ifdef CONFIG_BLK_DEV_IDEDMA_PCI
b123f56e
BZ
1235int ide_pci_set_master(struct pci_dev *, const char *);
1236unsigned long ide_pci_dma_base(ide_hwif_t *, const struct ide_port_info *);
ebb00fb5 1237int ide_pci_check_simplex(ide_hwif_t *, const struct ide_port_info *);
b123f56e 1238int ide_hwif_setup_dma(ide_hwif_t *, const struct ide_port_info *);
c413b9b9 1239#else
b123f56e
BZ
1240static inline int ide_hwif_setup_dma(ide_hwif_t *hwif,
1241 const struct ide_port_info *d)
1242{
1243 return -EINVAL;
1244}
c413b9b9
BZ
1245#endif
1246
c0ae5023 1247struct ide_pci_enablebit {
1da177e4
LT
1248 u8 reg; /* byte pci reg holding the enable-bit */
1249 u8 mask; /* mask to isolate the enable-bit */
1250 u8 val; /* value of masked reg when "enabled" */
c0ae5023 1251};
1da177e4
LT
1252
1253enum {
1254 /* Uses ISA control ports not PCI ones. */
a5d8c5c8 1255 IDE_HFLAG_ISA_PORTS = (1 << 0),
6a824c92 1256 /* single port device */
a5d8c5c8 1257 IDE_HFLAG_SINGLE = (1 << 1),
6a824c92
BZ
1258 /* don't use legacy PIO blacklist */
1259 IDE_HFLAG_PIO_NO_BLACKLIST = (1 << 2),
e277f91f
BZ
1260 /* set for the second port of QD65xx */
1261 IDE_HFLAG_QD_2ND_PORT = (1 << 3),
26bcb879
BZ
1262 /* use PIO8/9 for prefetch off/on */
1263 IDE_HFLAG_ABUSE_PREFETCH = (1 << 4),
1264 /* use PIO6/7 for fast-devsel off/on */
1265 IDE_HFLAG_ABUSE_FAST_DEVSEL = (1 << 5),
1266 /* use 100-102 and 200-202 PIO values to set DMA modes */
1267 IDE_HFLAG_ABUSE_DMA_MODES = (1 << 6),
aedea591
BZ
1268 /*
1269 * keep DMA setting when programming PIO mode, may be used only
1270 * for hosts which have separate PIO and DMA timings (ie. PMAC)
1271 */
1272 IDE_HFLAG_SET_PIO_MODE_KEEP_DMA = (1 << 7),
88b2b32b
BZ
1273 /* program host for the transfer mode after programming device */
1274 IDE_HFLAG_POST_SET_MODE = (1 << 8),
1275 /* don't program host/device for the transfer mode ("smart" hosts) */
1276 IDE_HFLAG_NO_SET_MODE = (1 << 9),
0ae2e178
BZ
1277 /* trust BIOS for programming chipset/device for DMA */
1278 IDE_HFLAG_TRUST_BIOS_FOR_DMA = (1 << 10),
cafa027b
BZ
1279 /* host is CS5510/CS5520 */
1280 IDE_HFLAG_CS5520 = (1 << 11),
33c1002e
BZ
1281 /* ATAPI DMA is unsupported */
1282 IDE_HFLAG_NO_ATAPI_DMA = (1 << 12),
5e71d9c5
BZ
1283 /* set if host is a "non-bootable" controller */
1284 IDE_HFLAG_NON_BOOTABLE = (1 << 13),
47b68788
BZ
1285 /* host doesn't support DMA */
1286 IDE_HFLAG_NO_DMA = (1 << 14),
1287 /* check if host is PCI IDE device before allowing DMA */
1288 IDE_HFLAG_NO_AUTODMA = (1 << 15),
c5dd43ec
BZ
1289 /* host uses MMIO */
1290 IDE_HFLAG_MMIO = (1 << 16),
238e4f14
BZ
1291 /* no LBA48 */
1292 IDE_HFLAG_NO_LBA48 = (1 << 17),
1293 /* no LBA48 DMA */
1294 IDE_HFLAG_NO_LBA48_DMA = (1 << 18),
ed67b923
BZ
1295 /* data FIFO is cleared by an error */
1296 IDE_HFLAG_ERROR_STOPS_FIFO = (1 << 19),
1c51361a
BZ
1297 /* serialize ports */
1298 IDE_HFLAG_SERIALIZE = (1 << 20),
2787cb8a
BZ
1299 /* host is DTC2278 */
1300 IDE_HFLAG_DTC2278 = (1 << 21),
c094ea07
BZ
1301 /* 4 devices on a single set of I/O ports */
1302 IDE_HFLAG_4DRIVES = (1 << 22),
1f66019b
BZ
1303 /* host is TRM290 */
1304 IDE_HFLAG_TRM290 = (1 << 23),
caea7602
BZ
1305 /* use 32-bit I/O ops */
1306 IDE_HFLAG_IO_32BIT = (1 << 24),
1307 /* unmask IRQs */
1308 IDE_HFLAG_UNMASK_IRQS = (1 << 25),
6636487e 1309 IDE_HFLAG_BROKEN_ALTSTATUS = (1 << 26),
1fd18905
BZ
1310 /* serialize ports if DMA is possible (for sl82c105) */
1311 IDE_HFLAG_SERIALIZE_DMA = (1 << 27),
8ac2b42a
BZ
1312 /* force host out of "simplex" mode */
1313 IDE_HFLAG_CLEAR_SIMPLEX = (1 << 28),
4166c199
BZ
1314 /* DSC overlap is unsupported */
1315 IDE_HFLAG_NO_DSC = (1 << 29),
807b90d0
BZ
1316 /* never use 32-bit I/O ops */
1317 IDE_HFLAG_NO_IO_32BIT = (1 << 30),
1318 /* never unmask IRQs */
1319 IDE_HFLAG_NO_UNMASK_IRQS = (1 << 31),
1da177e4
LT
1320};
1321
7cab14a7 1322#ifdef CONFIG_BLK_DEV_OFFBOARD
7cab14a7 1323# define IDE_HFLAG_OFF_BOARD 0
5e71d9c5
BZ
1324#else
1325# define IDE_HFLAG_OFF_BOARD IDE_HFLAG_NON_BOOTABLE
7cab14a7
BZ
1326#endif
1327
039788e1 1328struct ide_port_info {
1da177e4 1329 char *name;
e354c1d8 1330
2ed0ef54 1331 int (*init_chipset)(struct pci_dev *);
e354c1d8
BZ
1332
1333 void (*get_lock)(irq_handler_t, void *);
1334 void (*release_lock)(void);
1335
1da177e4
LT
1336 void (*init_iops)(ide_hwif_t *);
1337 void (*init_hwif)(ide_hwif_t *);
b123f56e
BZ
1338 int (*init_dma)(ide_hwif_t *,
1339 const struct ide_port_info *);
ac95beed 1340
374e042c 1341 const struct ide_tp_ops *tp_ops;
ac95beed 1342 const struct ide_port_ops *port_ops;
f37afdac 1343 const struct ide_dma_ops *dma_ops;
ac95beed 1344
c0ae5023
BZ
1345 struct ide_pci_enablebit enablebits[2];
1346
528a572d 1347 hwif_chipset_t chipset;
6b492496
BZ
1348
1349 u16 max_sectors; /* if < than the default one */
1350
9ffcf364 1351 u32 host_flags;
255115fb
BZ
1352
1353 int irq_flags;
1354
4099d143 1355 u8 pio_mask;
5f8b6c34
BZ
1356 u8 swdma_mask;
1357 u8 mwdma_mask;
18137207 1358 u8 udma_mask;
039788e1 1359};
1da177e4 1360
a7928c15
CH
1361/*
1362 * State information carried for REQ_TYPE_ATA_PM_SUSPEND and REQ_TYPE_ATA_PM_RESUME
1363 * requests.
1364 */
1365struct ide_pm_state {
1366 /* PM state machine step value, currently driver specific */
1367 int pm_step;
1368 /* requested PM state value (S1, S2, S3, S4, ...) */
1369 u32 pm_state;
1370 void* data; /* for driver use */
1371};
1372
1373
6cdf6eb3
BZ
1374int ide_pci_init_one(struct pci_dev *, const struct ide_port_info *, void *);
1375int ide_pci_init_two(struct pci_dev *, struct pci_dev *,
1376 const struct ide_port_info *, void *);
ef0b0427 1377void ide_pci_remove(struct pci_dev *);
1da177e4 1378
feb22b7f
BZ
1379#ifdef CONFIG_PM
1380int ide_pci_suspend(struct pci_dev *, pm_message_t);
1381int ide_pci_resume(struct pci_dev *);
1382#else
1383#define ide_pci_suspend NULL
1384#define ide_pci_resume NULL
1385#endif
1386
22981694 1387void ide_map_sg(ide_drive_t *, struct ide_cmd *);
bf717c0a 1388void ide_init_sg_cmd(struct ide_cmd *, unsigned int);
1da177e4
LT
1389
1390#define BAD_DMA_DRIVE 0
1391#define GOOD_DMA_DRIVE 1
1392
65e5f2e3
JC
1393struct drive_list_entry {
1394 const char *id_model;
1395 const char *id_firmware;
1396};
1397
4dde4492 1398int ide_in_drive_list(u16 *, const struct drive_list_entry *);
a5b7e70d
BZ
1399
1400#ifdef CONFIG_BLK_DEV_IDEDMA
2dbe7e91 1401int ide_dma_good_drive(ide_drive_t *);
1da177e4 1402int __ide_dma_bad_drive(ide_drive_t *);
7670df73
BZ
1403
1404u8 ide_find_dma_mode(ide_drive_t *, u8);
1405
1406static inline u8 ide_max_dma_mode(ide_drive_t *drive)
1407{
1408 return ide_find_dma_mode(drive, XFER_UDMA_6);
1409}
1410
4a546e04 1411void ide_dma_off_quietly(ide_drive_t *);
7469aaf6 1412void ide_dma_off(ide_drive_t *);
4a546e04 1413void ide_dma_on(ide_drive_t *);
3608b5d7 1414int ide_set_dma(ide_drive_t *);
578cfa0d 1415void ide_check_dma_crc(ide_drive_t *);
1da177e4
LT
1416ide_startstop_t ide_dma_intr(ide_drive_t *);
1417
2bbd57ca
BZ
1418int ide_allocate_dma_engine(ide_hwif_t *);
1419void ide_release_dma_engine(ide_hwif_t *);
1420
5ae5412d 1421int ide_dma_prepare(ide_drive_t *, struct ide_cmd *);
f094d4d8 1422void ide_dma_unmap_sg(ide_drive_t *, struct ide_cmd *);
062f9f02 1423
8e882ba1 1424#ifdef CONFIG_BLK_DEV_IDEDMA_SFF
2dbe7e91 1425int config_drive_for_dma(ide_drive_t *);
22981694 1426int ide_build_dmatable(ide_drive_t *, struct ide_cmd *);
15ce926a 1427void ide_dma_host_set(ide_drive_t *, int);
22981694 1428int ide_dma_setup(ide_drive_t *, struct ide_cmd *);
1da177e4 1429extern void ide_dma_start(ide_drive_t *);
653bcf52 1430int ide_dma_end(ide_drive_t *);
f37afdac 1431int ide_dma_test_irq(ide_drive_t *);
22117d6e 1432int ide_dma_sff_timer_expiry(ide_drive_t *);
592b5315 1433u8 ide_dma_sff_read_status(ide_hwif_t *);
71fc9fcc 1434extern const struct ide_dma_ops sff_dma_ops;
2dbe7e91
BZ
1435#else
1436static inline int config_drive_for_dma(ide_drive_t *drive) { return 0; }
8e882ba1 1437#endif /* CONFIG_BLK_DEV_IDEDMA_SFF */
1da177e4 1438
de23ec9c 1439void ide_dma_lost_irq(ide_drive_t *);
65ca5377 1440ide_startstop_t ide_dma_timeout_retry(ide_drive_t *, int);
de23ec9c 1441
1da177e4 1442#else
7670df73 1443static inline u8 ide_find_dma_mode(ide_drive_t *drive, u8 speed) { return 0; }
2d5eaa6d 1444static inline u8 ide_max_dma_mode(ide_drive_t *drive) { return 0; }
4a546e04 1445static inline void ide_dma_off_quietly(ide_drive_t *drive) { ; }
7469aaf6 1446static inline void ide_dma_off(ide_drive_t *drive) { ; }
4a546e04 1447static inline void ide_dma_on(ide_drive_t *drive) { ; }
1da177e4 1448static inline void ide_dma_verbose(ide_drive_t *drive) { ; }
3608b5d7 1449static inline int ide_set_dma(ide_drive_t *drive) { return 1; }
578cfa0d 1450static inline void ide_check_dma_crc(ide_drive_t *drive) { ; }
22117d6e 1451static inline ide_startstop_t ide_dma_intr(ide_drive_t *drive) { return ide_stopped; }
65ca5377 1452static inline ide_startstop_t ide_dma_timeout_retry(ide_drive_t *drive, int error) { return ide_stopped; }
0d1bad21 1453static inline void ide_release_dma_engine(ide_hwif_t *hwif) { ; }
5ae5412d
BZ
1454static inline int ide_dma_prepare(ide_drive_t *drive,
1455 struct ide_cmd *cmd) { return 1; }
f094d4d8
BZ
1456static inline void ide_dma_unmap_sg(ide_drive_t *drive,
1457 struct ide_cmd *cmd) { ; }
2bbd57ca 1458#endif /* CONFIG_BLK_DEV_IDEDMA */
1da177e4 1459
e3a59b4d 1460#ifdef CONFIG_BLK_DEV_IDEACPI
8b803bd1 1461int ide_acpi_init(void);
2bf427b2 1462bool ide_port_acpi(ide_hwif_t *hwif);
e3a59b4d
HR
1463extern int ide_acpi_exec_tfs(ide_drive_t *drive);
1464extern void ide_acpi_get_timing(ide_hwif_t *hwif);
1465extern void ide_acpi_push_timing(ide_hwif_t *hwif);
8b803bd1 1466void ide_acpi_init_port(ide_hwif_t *);
eafd88a3 1467void ide_acpi_port_init_devices(ide_hwif_t *);
5e32132b 1468extern void ide_acpi_set_state(ide_hwif_t *hwif, int on);
e3a59b4d 1469#else
8b803bd1 1470static inline int ide_acpi_init(void) { return 0; }
2bf427b2 1471static inline bool ide_port_acpi(ide_hwif_t *hwif) { return 0; }
e3a59b4d
HR
1472static inline int ide_acpi_exec_tfs(ide_drive_t *drive) { return 0; }
1473static inline void ide_acpi_get_timing(ide_hwif_t *hwif) { ; }
1474static inline void ide_acpi_push_timing(ide_hwif_t *hwif) { ; }
8b803bd1 1475static inline void ide_acpi_init_port(ide_hwif_t *hwif) { ; }
eafd88a3 1476static inline void ide_acpi_port_init_devices(ide_hwif_t *hwif) { ; }
5e32132b 1477static inline void ide_acpi_set_state(ide_hwif_t *hwif, int on) {}
e3a59b4d
HR
1478#endif
1479
1da177e4
LT
1480void ide_register_region(struct gendisk *);
1481void ide_unregister_region(struct gendisk *);
1482
8bc1e5aa 1483void ide_check_nien_quirk_list(ide_drive_t *);
f01393e4 1484void ide_undecoded_slave(ide_drive_t *);
1da177e4 1485
9fd91d95 1486void ide_port_apply_params(ide_hwif_t *);
ebdab07d 1487int ide_sysfs_register_port(ide_hwif_t *);
9fd91d95 1488
9f36d314 1489struct ide_host *ide_host_alloc(const struct ide_port_info *, struct ide_hw **,
dca39830 1490 unsigned int);
8a69580e 1491void ide_host_free(struct ide_host *);
48c3c107 1492int ide_host_register(struct ide_host *, const struct ide_port_info *,
9f36d314
BZ
1493 struct ide_hw **);
1494int ide_host_add(const struct ide_port_info *, struct ide_hw **, unsigned int,
6f904d01 1495 struct ide_host **);
48c3c107 1496void ide_host_remove(struct ide_host *);
0bfeee7d 1497int ide_legacy_device_add(const struct ide_port_info *, unsigned long);
2dde7861
BZ
1498void ide_port_unregister_devices(ide_hwif_t *);
1499void ide_port_scan(ide_hwif_t *);
1da177e4
LT
1500
1501static inline void *ide_get_hwifdata (ide_hwif_t * hwif)
1502{
1503 return hwif->hwif_data;
1504}
1505
1506static inline void ide_set_hwifdata (ide_hwif_t * hwif, void *data)
1507{
1508 hwif->hwif_data = data;
1509}
1510
745483f1 1511u64 ide_get_lba_addr(struct ide_cmd *, int);
1da177e4
LT
1512u8 ide_dump_status(ide_drive_t *, const char *, u8);
1513
3be53f3f
BZ
1514struct ide_timing {
1515 u8 mode;
1516 u8 setup; /* t1 */
1517 u16 act8b; /* t2 for 8-bit io */
1518 u16 rec8b; /* t2i for 8-bit io */
1519 u16 cyc8b; /* t0 for 8-bit io */
1520 u16 active; /* t2 or tD */
1521 u16 recover; /* t2i or tK */
1522 u16 cycle; /* t0 */
1523 u16 udma; /* t2CYCTYP/2 */
1524};
1525
1526enum {
1527 IDE_TIMING_SETUP = (1 << 0),
1528 IDE_TIMING_ACT8B = (1 << 1),
1529 IDE_TIMING_REC8B = (1 << 2),
1530 IDE_TIMING_CYC8B = (1 << 3),
1531 IDE_TIMING_8BIT = IDE_TIMING_ACT8B | IDE_TIMING_REC8B |
1532 IDE_TIMING_CYC8B,
1533 IDE_TIMING_ACTIVE = (1 << 4),
1534 IDE_TIMING_RECOVER = (1 << 5),
1535 IDE_TIMING_CYCLE = (1 << 6),
1536 IDE_TIMING_UDMA = (1 << 7),
1537 IDE_TIMING_ALL = IDE_TIMING_SETUP | IDE_TIMING_8BIT |
1538 IDE_TIMING_ACTIVE | IDE_TIMING_RECOVER |
1539 IDE_TIMING_CYCLE | IDE_TIMING_UDMA,
1540};
1541
f06ab340 1542struct ide_timing *ide_timing_find_mode(u8);
c9d6c1a2 1543u16 ide_pio_cycle_time(ide_drive_t *, u8);
f06ab340
BZ
1544void ide_timing_merge(struct ide_timing *, struct ide_timing *,
1545 struct ide_timing *, unsigned int);
1546int ide_timing_compute(ide_drive_t *, u8, struct ide_timing *, int, int);
1547
7eeaaaa5 1548#ifdef CONFIG_IDE_XFER_MODE
9ad54093 1549int ide_scan_pio_blacklist(char *);
7eeaaaa5 1550const char *ide_xfer_verbose(u8);
c9ef59ff 1551int ide_pio_need_iordy(ide_drive_t *, const u8);
88b2b32b
BZ
1552int ide_set_pio_mode(ide_drive_t *, u8);
1553int ide_set_dma_mode(ide_drive_t *, u8);
26bcb879 1554void ide_set_pio(ide_drive_t *, u8);
7eeaaaa5
BZ
1555int ide_set_xfer_rate(ide_drive_t *, u8);
1556#else
1557static inline void ide_set_pio(ide_drive_t *drive, u8 pio) { ; }
1558static inline int ide_set_xfer_rate(ide_drive_t *drive, u8 rate) { return -1; }
1559#endif
26bcb879
BZ
1560
1561static inline void ide_set_max_pio(ide_drive_t *drive)
1562{
1563 ide_set_pio(drive, 255);
1564}
1da177e4 1565
ebdab07d
BZ
1566char *ide_media_string(ide_drive_t *);
1567
fb3fed79 1568extern const struct attribute_group *ide_dev_groups[];
1da177e4 1569extern struct bus_type ide_bus_type;
f74c9141 1570extern struct class *ide_port_class;
1da177e4 1571
7b9f25b5
BZ
1572static inline void ide_dump_identify(u8 *id)
1573{
1574 print_hex_dump(KERN_INFO, "", DUMP_PREFIX_NONE, 16, 2, id, 512, 0);
1575}
1576
86b37860
CL
1577static inline int hwif_to_node(ide_hwif_t *hwif)
1578{
96f80219 1579 return hwif->dev ? dev_to_node(hwif->dev) : -1;
86b37860
CL
1580}
1581
7e59ea21 1582static inline ide_drive_t *ide_get_pair_dev(ide_drive_t *drive)
1b678347 1583{
5e7f3a46 1584 ide_drive_t *peer = drive->hwif->devices[(drive->dn ^ 1) & 1];
1b678347 1585
97100fc8 1586 return (peer->dev_flags & IDE_DFLAG_PRESENT) ? peer : NULL;
1b678347 1587}
2bd24a1c 1588
5bfb151f
JR
1589static inline void *ide_get_drivedata(ide_drive_t *drive)
1590{
1591 return drive->drive_data;
1592}
1593
1594static inline void ide_set_drivedata(ide_drive_t *drive, void *data)
1595{
1596 drive->drive_data = data;
1597}
1598
2bd24a1c
BZ
1599#define ide_port_for_each_dev(i, dev, port) \
1600 for ((i) = 0; ((dev) = (port)->devices[i]) || (i) < MAX_DRIVES; (i)++)
1601
7ed5b157
BZ
1602#define ide_port_for_each_present_dev(i, dev, port) \
1603 for ((i) = 0; ((dev) = (port)->devices[i]) || (i) < MAX_DRIVES; (i)++) \
1604 if ((dev)->dev_flags & IDE_DFLAG_PRESENT)
1605
2bd24a1c
BZ
1606#define ide_host_for_each_port(i, port, host) \
1607 for ((i) = 0; ((port) = (host)->ports[i]) || (i) < MAX_HOST_PORTS; (i)++)
1608
b42171ef 1609
1da177e4 1610#endif /* _IDE_H */