]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - include/linux/ide.h
ide: remove ide_task_t typedef
[mirror_ubuntu-bionic-kernel.git] / include / linux / ide.h
CommitLineData
1da177e4
LT
1#ifndef _IDE_H
2#define _IDE_H
3/*
4 * linux/include/linux/ide.h
5 *
6 * Copyright (C) 1994-2002 Linus Torvalds & authors
7 */
8
1da177e4
LT
9#include <linux/init.h>
10#include <linux/ioport.h>
3ceca727 11#include <linux/ata.h>
1da177e4
LT
12#include <linux/blkdev.h>
13#include <linux/proc_fs.h>
14#include <linux/interrupt.h>
15#include <linux/bitops.h>
16#include <linux/bio.h>
17#include <linux/device.h>
18#include <linux/pci.h>
f36d4024 19#include <linux/completion.h>
feb22b7f 20#include <linux/pm.h>
e3a59b4d
HR
21#ifdef CONFIG_BLK_DEV_IDEACPI
22#include <acpi/acpi.h>
23#endif
1da177e4
LT
24#include <asm/byteorder.h>
25#include <asm/system.h>
26#include <asm/io.h>
f9383c42 27#include <asm/mutex.h>
1da177e4 28
d45b70ab 29#if defined(CONFIG_CRIS) || defined(CONFIG_FRV) || defined(CONFIG_MN10300)
4ee06b7e
BZ
30# define SUPPORT_VLB_SYNC 0
31#else
32# define SUPPORT_VLB_SYNC 1
1da177e4
LT
33#endif
34
1da177e4
LT
35/*
36 * Probably not wise to fiddle with these
37 */
b40d1b88 38#define IDE_DEFAULT_MAX_FAILURES 1
1da177e4
LT
39#define ERROR_MAX 8 /* Max read/write errors per sector */
40#define ERROR_RESET 3 /* Reset controller every 4th retry */
41#define ERROR_RECAL 1 /* Recalibrate every 2nd retry */
42
c152cc1a
BZ
43/* Error codes returned in rq->errors to the higher part of the driver. */
44enum {
45 IDE_DRV_ERROR_GENERAL = 101,
46 IDE_DRV_ERROR_FILEMARK = 102,
47 IDE_DRV_ERROR_EOD = 103,
48};
49
1da177e4
LT
50/*
51 * Definitions for accessing IDE controller registers
52 */
53#define IDE_NR_PORTS (10)
54
4c3032d8
BZ
55struct ide_io_ports {
56 unsigned long data_addr;
57
58 union {
59 unsigned long error_addr; /* read: error */
60 unsigned long feature_addr; /* write: feature */
61 };
62
63 unsigned long nsect_addr;
64 unsigned long lbal_addr;
65 unsigned long lbam_addr;
66 unsigned long lbah_addr;
67
68 unsigned long device_addr;
69
70 union {
71 unsigned long status_addr; /*  read: status  */
72 unsigned long command_addr; /* write: command */
73 };
74
75 unsigned long ctl_addr;
76
77 unsigned long irq_addr;
78};
1da177e4
LT
79
80#define OK_STAT(stat,good,bad) (((stat)&((good)|(bad)))==(good))
1da177e4 81
3a7d2484
BZ
82#define BAD_R_STAT (ATA_BUSY | ATA_ERR)
83#define BAD_W_STAT (BAD_R_STAT | ATA_DF)
84#define BAD_STAT (BAD_R_STAT | ATA_DRQ)
85#define DRIVE_READY (ATA_DRDY | ATA_DSC)
86
87#define BAD_CRC (ATA_ABORTED | ATA_ICRC)
1da177e4
LT
88
89#define SATA_NR_PORTS (3) /* 16 possible ?? */
90
91#define SATA_STATUS_OFFSET (0)
1da177e4 92#define SATA_ERROR_OFFSET (1)
1da177e4 93#define SATA_CONTROL_OFFSET (2)
1da177e4 94
1da177e4
LT
95/*
96 * Our Physical Region Descriptor (PRD) table should be large enough
97 * to handle the biggest I/O request we are likely to see. Since requests
98 * can have no more than 256 sectors, and since the typical blocksize is
99 * two or more sectors, we could get by with a limit of 128 entries here for
100 * the usual worst case. Most requests seem to include some contiguous blocks,
101 * further reducing the number of table entries required.
102 *
103 * The driver reverts to PIO mode for individual requests that exceed
104 * this limit (possible with 512 byte blocksizes, eg. MSDOS f/s), so handling
105 * 100% of all crazy scenarios here is not necessary.
106 *
107 * As it turns out though, we must allocate a full 4KB page for this,
108 * so the two PRD tables (ide0 & ide1) will each get half of that,
109 * allowing each to have about 256 entries (8 bytes each) from this.
110 */
111#define PRD_BYTES 8
112#define PRD_ENTRIES 256
113
114/*
115 * Some more useful definitions
116 */
117#define PARTN_BITS 6 /* number of minor dev bits for partitions */
118#define MAX_DRIVES 2 /* per interface; 2 assumed by lots of code */
119#define SECTOR_SIZE 512
151a6701 120
1da177e4
LT
121/*
122 * Timeouts for various operations:
123 */
d6e2955a
BZ
124enum {
125 /* spec allows up to 20ms */
126 WAIT_DRQ = HZ / 10, /* 100ms */
127 /* some laptops are very slow */
128 WAIT_READY = 5 * HZ, /* 5s */
129 /* should be less than 3ms (?), if all ATAPI CD is closed at boot */
130 WAIT_PIDENTIFY = 10 * HZ, /* 10s */
131 /* worst case when spinning up */
132 WAIT_WORSTCASE = 30 * HZ, /* 30s */
133 /* maximum wait for an IRQ to happen */
134 WAIT_CMD = 10 * HZ, /* 10s */
135 /* Some drives require a longer IRQ timeout. */
136 WAIT_FLOPPY_CMD = 50 * HZ, /* 50s */
137 /*
138 * Some drives (for example, Seagate STT3401A Travan) require a very
139 * long timeout, because they don't return an interrupt or clear their
140 * BSY bit until after the command completes (even retension commands).
141 */
142 WAIT_TAPE_CMD = 900 * HZ, /* 900s */
143 /* minimum sleep time */
144 WAIT_MIN_SLEEP = HZ / 50, /* 20ms */
145};
1da177e4 146
79e36a9f
EO
147/*
148 * Op codes for special requests to be handled by ide_special_rq().
149 * Values should be in the range of 0x20 to 0x3f.
150 */
151#define REQ_DRIVE_RESET 0x20
92f1f8fd 152#define REQ_DEVSET_EXEC 0x21
4abdc6ee
EO
153#define REQ_PARK_HEADS 0x22
154#define REQ_UNPARK_HEADS 0x23
79e36a9f 155
1da177e4
LT
156/*
157 * Check for an interrupt and acknowledge the interrupt status
158 */
159struct hwif_s;
160typedef int (ide_ack_intr_t)(struct hwif_s *);
161
1da177e4
LT
162/*
163 * hwif_chipset_t is used to keep track of the specific hardware
164 * chipset used by each IDE interface, if known.
165 */
528a572d 166enum { ide_unknown, ide_generic, ide_pci,
1da177e4
LT
167 ide_cmd640, ide_dtc2278, ide_ali14xx,
168 ide_qd65xx, ide_umc8672, ide_ht6560b,
b7876a6f 169 ide_4drives, ide_pmac, ide_acorn,
9a0e77f2 170 ide_au1xxx, ide_palm3710
528a572d
BZ
171};
172
173typedef u8 hwif_chipset_t;
1da177e4
LT
174
175/*
176 * Structure to hold all information about the location of this port
177 */
178typedef struct hw_regs_s {
4c3032d8
BZ
179 union {
180 struct ide_io_ports io_ports;
181 unsigned long io_ports_array[IDE_NR_PORTS];
182 };
183
1da177e4 184 int irq; /* our irq number */
1da177e4
LT
185 ide_ack_intr_t *ack_intr; /* acknowledge interrupt */
186 hwif_chipset_t chipset;
c56c5648 187 struct device *dev, *parent;
d6276b5f 188 unsigned long config;
1da177e4
LT
189} hw_regs_t;
190
1da177e4
LT
191static inline void ide_std_init_ports(hw_regs_t *hw,
192 unsigned long io_addr,
193 unsigned long ctl_addr)
194{
195 unsigned int i;
196
4c3032d8
BZ
197 for (i = 0; i <= 7; i++)
198 hw->io_ports_array[i] = io_addr++;
1da177e4 199
4c3032d8 200 hw->io_ports.ctl_addr = ctl_addr;
1da177e4
LT
201}
202
c5bfc375 203#define MAX_HWIFS 10
83ae20c8 204
1da177e4
LT
205/*
206 * Now for the data we need to maintain per-drive: ide_drive_t
207 */
208
209#define ide_scsi 0x21
210#define ide_disk 0x20
211#define ide_optical 0x7
212#define ide_cdrom 0x5
213#define ide_tape 0x1
214#define ide_floppy 0x0
215
216/*
217 * Special Driver Flags
218 *
219 * set_geometry : respecify drive geometry
220 * recalibrate : seek to cyl 0
221 * set_multmode : set multmode count
1da177e4
LT
222 * reserved : unused
223 */
224typedef union {
225 unsigned all : 8;
226 struct {
1da177e4
LT
227 unsigned set_geometry : 1;
228 unsigned recalibrate : 1;
229 unsigned set_multmode : 1;
6982daf7 230 unsigned reserved : 5;
1da177e4
LT
231 } b;
232} special_t;
233
1da177e4
LT
234/*
235 * Status returned from various ide_ functions
236 */
237typedef enum {
238 ide_stopped, /* no drive operation was started */
239 ide_started, /* a drive operation was started, handler was set */
240} ide_startstop_t;
241
d6ff9f64
BZ
242enum {
243 IDE_TFLAG_LBA48 = (1 << 0),
19710d25
BZ
244 IDE_TFLAG_OUT_HOB_FEATURE = (1 << 1),
245 IDE_TFLAG_OUT_HOB_NSECT = (1 << 2),
246 IDE_TFLAG_OUT_HOB_LBAL = (1 << 3),
247 IDE_TFLAG_OUT_HOB_LBAM = (1 << 4),
248 IDE_TFLAG_OUT_HOB_LBAH = (1 << 5),
d6ff9f64
BZ
249 IDE_TFLAG_OUT_HOB = IDE_TFLAG_OUT_HOB_FEATURE |
250 IDE_TFLAG_OUT_HOB_NSECT |
251 IDE_TFLAG_OUT_HOB_LBAL |
252 IDE_TFLAG_OUT_HOB_LBAM |
253 IDE_TFLAG_OUT_HOB_LBAH,
19710d25
BZ
254 IDE_TFLAG_OUT_FEATURE = (1 << 6),
255 IDE_TFLAG_OUT_NSECT = (1 << 7),
256 IDE_TFLAG_OUT_LBAL = (1 << 8),
257 IDE_TFLAG_OUT_LBAM = (1 << 9),
258 IDE_TFLAG_OUT_LBAH = (1 << 10),
d6ff9f64
BZ
259 IDE_TFLAG_OUT_TF = IDE_TFLAG_OUT_FEATURE |
260 IDE_TFLAG_OUT_NSECT |
261 IDE_TFLAG_OUT_LBAL |
262 IDE_TFLAG_OUT_LBAM |
263 IDE_TFLAG_OUT_LBAH,
19710d25
BZ
264 IDE_TFLAG_OUT_DEVICE = (1 << 11),
265 IDE_TFLAG_WRITE = (1 << 12),
266 IDE_TFLAG_CUSTOM_HANDLER = (1 << 13),
267 IDE_TFLAG_DMA_PIO_FALLBACK = (1 << 14),
268 IDE_TFLAG_IN_HOB_FEATURE = (1 << 15),
269 IDE_TFLAG_IN_HOB_NSECT = (1 << 16),
270 IDE_TFLAG_IN_HOB_LBAL = (1 << 17),
271 IDE_TFLAG_IN_HOB_LBAM = (1 << 18),
272 IDE_TFLAG_IN_HOB_LBAH = (1 << 19),
d6ff9f64
BZ
273 IDE_TFLAG_IN_HOB_LBA = IDE_TFLAG_IN_HOB_LBAL |
274 IDE_TFLAG_IN_HOB_LBAM |
275 IDE_TFLAG_IN_HOB_LBAH,
276 IDE_TFLAG_IN_HOB = IDE_TFLAG_IN_HOB_FEATURE |
277 IDE_TFLAG_IN_HOB_NSECT |
278 IDE_TFLAG_IN_HOB_LBA,
19710d25
BZ
279 IDE_TFLAG_IN_FEATURE = (1 << 20),
280 IDE_TFLAG_IN_NSECT = (1 << 21),
281 IDE_TFLAG_IN_LBAL = (1 << 22),
282 IDE_TFLAG_IN_LBAM = (1 << 23),
283 IDE_TFLAG_IN_LBAH = (1 << 24),
d6ff9f64
BZ
284 IDE_TFLAG_IN_LBA = IDE_TFLAG_IN_LBAL |
285 IDE_TFLAG_IN_LBAM |
286 IDE_TFLAG_IN_LBAH,
287 IDE_TFLAG_IN_TF = IDE_TFLAG_IN_NSECT |
288 IDE_TFLAG_IN_LBA,
19710d25 289 IDE_TFLAG_IN_DEVICE = (1 << 25),
d6ff9f64
BZ
290 IDE_TFLAG_HOB = IDE_TFLAG_OUT_HOB |
291 IDE_TFLAG_IN_HOB,
292 IDE_TFLAG_TF = IDE_TFLAG_OUT_TF |
293 IDE_TFLAG_IN_TF,
294 IDE_TFLAG_DEVICE = IDE_TFLAG_OUT_DEVICE |
295 IDE_TFLAG_IN_DEVICE,
296 /* force 16-bit I/O operations */
19710d25 297 IDE_TFLAG_IO_16BIT = (1 << 26),
22aa4b32 298 /* struct ide_cmd was allocated using kmalloc() */
19710d25
BZ
299 IDE_TFLAG_DYN = (1 << 27),
300};
301
302enum {
303 IDE_FTFLAG_FLAGGED = (1 << 0),
304 IDE_FTFLAG_SET_IN_FLAGS = (1 << 1),
305 IDE_FTFLAG_OUT_DATA = (1 << 2),
306 IDE_FTFLAG_IN_DATA = (1 << 3),
d6ff9f64
BZ
307};
308
309struct ide_taskfile {
310 u8 hob_data; /* 0: high data byte (for TASKFILE IOCTL) */
311
312 u8 hob_feature; /* 1-5: additional data to support LBA48 */
313 u8 hob_nsect;
314 u8 hob_lbal;
315 u8 hob_lbam;
316 u8 hob_lbah;
317
318 u8 data; /* 6: low data byte (for TASKFILE IOCTL) */
319
320 union { /*  7: */
321 u8 error; /* read: error */
322 u8 feature; /* write: feature */
323 };
324
325 u8 nsect; /* 8: number of sectors */
326 u8 lbal; /* 9: LBA low */
327 u8 lbam; /* 10: LBA mid */
328 u8 lbah; /* 11: LBA high */
329
330 u8 device; /* 12: device select */
331
332 union { /* 13: */
333 u8 status; /*  read: status  */
334 u8 command; /* write: command */
335 };
336};
337
22aa4b32 338struct ide_cmd {
d6ff9f64
BZ
339 union {
340 struct ide_taskfile tf;
341 u8 tf_array[14];
342 };
19710d25 343 u8 ftf_flags; /* for TASKFILE ioctl */
d6ff9f64
BZ
344 u32 tf_flags;
345 int data_phase;
346 struct request *rq; /* copy of request */
347 void *special; /* valid_t generally */
22aa4b32 348};
d6ff9f64 349
67c56364
BZ
350/* ATAPI packet command flags */
351enum {
352 /* set when an error is considered normal - no retry (ide-tape) */
353 PC_FLAG_ABORT = (1 << 0),
354 PC_FLAG_SUPPRESS_ERROR = (1 << 1),
355 PC_FLAG_WAIT_FOR_DSC = (1 << 2),
356 PC_FLAG_DMA_OK = (1 << 3),
357 PC_FLAG_DMA_IN_PROGRESS = (1 << 4),
358 PC_FLAG_DMA_ERROR = (1 << 5),
359 PC_FLAG_WRITING = (1 << 6),
67c56364
BZ
360};
361
362/*
363 * With each packet command, we allocate a buffer of IDE_PC_BUFFER_SIZE bytes.
364 * This is used for several packet commands (not for READ/WRITE commands).
365 */
366#define IDE_PC_BUFFER_SIZE 256
4cad085e 367#define ATAPI_WAIT_PC (60 * HZ)
67c56364
BZ
368
369struct ide_atapi_pc {
370 /* actual packet bytes */
371 u8 c[12];
372 /* incremented on each retry */
373 int retries;
374 int error;
375
376 /* bytes to transfer */
377 int req_xfer;
378 /* bytes actually transferred */
379 int xferred;
380
381 /* data buffer */
382 u8 *buf;
383 /* current buffer position */
384 u8 *cur_pos;
385 int buf_size;
386 /* missing/available data on the current buffer */
387 int b_count;
388
389 /* the corresponding request */
390 struct request *rq;
391
392 unsigned long flags;
393
394 /*
395 * those are more or less driver-specific and some of them are subject
396 * to change/removal later.
397 */
398 u8 pc_buf[IDE_PC_BUFFER_SIZE];
399
400 /* idetape only */
401 struct idetape_bh *bh;
402 char *b_data;
403
67c56364
BZ
404 struct scatterlist *sg;
405 unsigned int sg_cnt;
406
67c56364
BZ
407 unsigned long timeout;
408};
409
8185d5aa 410struct ide_devset;
7f3c868b 411struct ide_driver;
1da177e4 412
e3a59b4d
HR
413#ifdef CONFIG_BLK_DEV_IDEACPI
414struct ide_acpi_drive_link;
415struct ide_acpi_hwif_link;
416#endif
417
806f80a6
BZ
418struct ide_drive_s;
419
420struct ide_disk_ops {
421 int (*check)(struct ide_drive_s *, const char *);
422 int (*get_capacity)(struct ide_drive_s *);
423 void (*setup)(struct ide_drive_s *);
424 void (*flush)(struct ide_drive_s *);
425 int (*init_media)(struct ide_drive_s *, struct gendisk *);
426 int (*set_doorlock)(struct ide_drive_s *, struct gendisk *,
427 int);
428 ide_startstop_t (*do_request)(struct ide_drive_s *, struct request *,
429 sector_t);
badf8082
AV
430 int (*ioctl)(struct ide_drive_s *, struct block_device *,
431 fmode_t, unsigned int, unsigned long);
806f80a6
BZ
432};
433
3b8ac539
BP
434/* ATAPI device flags */
435enum {
436 IDE_AFLAG_DRQ_INTERRUPT = (1 << 0),
0578042d
BZ
437
438 /* ide-cd */
3b8ac539 439 /* Drive cannot eject the disc. */
bf64741f 440 IDE_AFLAG_NO_EJECT = (1 << 1),
3b8ac539 441 /* Drive is a pre ATAPI 1.2 drive. */
bf64741f 442 IDE_AFLAG_PRE_ATAPI12 = (1 << 2),
3b8ac539 443 /* TOC addresses are in BCD. */
bf64741f 444 IDE_AFLAG_TOCADDR_AS_BCD = (1 << 3),
3b8ac539 445 /* TOC track numbers are in BCD. */
bf64741f 446 IDE_AFLAG_TOCTRACKS_AS_BCD = (1 << 4),
3b8ac539
BP
447 /*
448 * Drive does not provide data in multiples of SECTOR_SIZE
449 * when more than one interrupt is needed.
450 */
bf64741f 451 IDE_AFLAG_LIMIT_NFRAMES = (1 << 5),
3b8ac539 452 /* Saved TOC information is current. */
bf64741f 453 IDE_AFLAG_TOC_VALID = (1 << 6),
3b8ac539 454 /* We think that the drive door is locked. */
bf64741f 455 IDE_AFLAG_DOOR_LOCKED = (1 << 7),
3b8ac539 456 /* SET_CD_SPEED command is unsupported. */
bf64741f
BP
457 IDE_AFLAG_NO_SPEED_SELECT = (1 << 8),
458 IDE_AFLAG_VERTOS_300_SSD = (1 << 9),
459 IDE_AFLAG_VERTOS_600_ESD = (1 << 10),
460 IDE_AFLAG_SANYO_3CD = (1 << 11),
461 IDE_AFLAG_FULL_CAPS_PAGE = (1 << 12),
462 IDE_AFLAG_PLAY_AUDIO_OK = (1 << 13),
463 IDE_AFLAG_LE_SPEED_FIELDS = (1 << 14),
3b8ac539
BP
464
465 /* ide-floppy */
3b8ac539 466 /* Avoid commands not supported in Clik drive */
bf64741f 467 IDE_AFLAG_CLIK_DRIVE = (1 << 15),
3b8ac539 468 /* Requires BH algorithm for packets */
bf64741f 469 IDE_AFLAG_ZIP_DRIVE = (1 << 16),
49cac39e 470 /* Supports format progress report */
bf64741f 471 IDE_AFLAG_SRFP = (1 << 17),
3b8ac539
BP
472
473 /* ide-tape */
bf64741f 474 IDE_AFLAG_IGNORE_DSC = (1 << 18),
3b8ac539 475 /* 0 When the tape position is unknown */
bf64741f 476 IDE_AFLAG_ADDRESS_VALID = (1 << 19),
3b8ac539 477 /* Device already opened */
bf64741f 478 IDE_AFLAG_BUSY = (1 << 20),
3b8ac539 479 /* Attempt to auto-detect the current user block size */
bf64741f 480 IDE_AFLAG_DETECT_BS = (1 << 21),
3b8ac539 481 /* Currently on a filemark */
bf64741f 482 IDE_AFLAG_FILEMARK = (1 << 22),
3b8ac539 483 /* 0 = no tape is loaded, so we don't rewind after ejecting */
bf64741f 484 IDE_AFLAG_MEDIUM_PRESENT = (1 << 23),
f20f2586 485
bf64741f 486 IDE_AFLAG_NO_AUTOCLOSE = (1 << 24),
3b8ac539
BP
487};
488
97100fc8
BZ
489/* device flags */
490enum {
491 /* restore settings after device reset */
492 IDE_DFLAG_KEEP_SETTINGS = (1 << 0),
493 /* device is using DMA for read/write */
494 IDE_DFLAG_USING_DMA = (1 << 1),
495 /* okay to unmask other IRQs */
496 IDE_DFLAG_UNMASK = (1 << 2),
497 /* don't attempt flushes */
498 IDE_DFLAG_NOFLUSH = (1 << 3),
499 /* DSC overlap */
500 IDE_DFLAG_DSC_OVERLAP = (1 << 4),
501 /* give potential excess bandwidth */
502 IDE_DFLAG_NICE1 = (1 << 5),
503 /* device is physically present */
504 IDE_DFLAG_PRESENT = (1 << 6),
97100fc8
BZ
505 /* id read from device (synthetic if not set) */
506 IDE_DFLAG_ID_READ = (1 << 8),
507 IDE_DFLAG_NOPROBE = (1 << 9),
508 /* need to do check_media_change() */
509 IDE_DFLAG_REMOVABLE = (1 << 10),
510 /* needed for removable devices */
511 IDE_DFLAG_ATTACH = (1 << 11),
512 IDE_DFLAG_FORCED_GEOM = (1 << 12),
513 /* disallow setting unmask bit */
514 IDE_DFLAG_NO_UNMASK = (1 << 13),
515 /* disallow enabling 32-bit I/O */
516 IDE_DFLAG_NO_IO_32BIT = (1 << 14),
517 /* for removable only: door lock/unlock works */
518 IDE_DFLAG_DOORLOCKING = (1 << 15),
519 /* disallow DMA */
520 IDE_DFLAG_NODMA = (1 << 16),
521 /* powermanagment told us not to do anything, so sleep nicely */
522 IDE_DFLAG_BLOCKED = (1 << 17),
97100fc8 523 /* sleeping & sleep field valid */
5317464d
BP
524 IDE_DFLAG_SLEEPING = (1 << 18),
525 IDE_DFLAG_POST_RESET = (1 << 19),
526 IDE_DFLAG_UDMA33_WARNED = (1 << 20),
527 IDE_DFLAG_LBA48 = (1 << 21),
97100fc8 528 /* status of write cache */
5317464d 529 IDE_DFLAG_WCACHE = (1 << 22),
97100fc8 530 /* used for ignoring ATA_DF */
5317464d 531 IDE_DFLAG_NOWERR = (1 << 23),
c3922048 532 /* retrying in PIO */
5317464d
BP
533 IDE_DFLAG_DMA_PIO_RETRY = (1 << 24),
534 IDE_DFLAG_LBA = (1 << 25),
4abdc6ee 535 /* don't unload heads */
5317464d 536 IDE_DFLAG_NO_UNLOAD = (1 << 26),
4abdc6ee 537 /* heads unloaded, please don't reset port */
5317464d
BP
538 IDE_DFLAG_PARKED = (1 << 27),
539 IDE_DFLAG_MEDIA_CHANGED = (1 << 28),
da167876 540 /* write protect */
5317464d
BP
541 IDE_DFLAG_WP = (1 << 29),
542 IDE_DFLAG_FORMAT_IN_PROGRESS = (1 << 30),
97100fc8
BZ
543};
544
d7c26ebb 545struct ide_drive_s {
1da177e4
LT
546 char name[4]; /* drive name, such as "hda" */
547 char driver_req[10]; /* requests specific driver */
548
165125e1 549 struct request_queue *queue; /* request queue */
1da177e4
LT
550
551 struct request *rq; /* current request */
1da177e4 552 void *driver_data; /* extra driver data */
48fb2688 553 u16 *id; /* identification info */
7662d046 554#ifdef CONFIG_IDE_PROC_FS
1da177e4 555 struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
92f1f8fd 556 const struct ide_proc_devset *settings; /* /proc/ide/ drive settings */
7662d046 557#endif
1da177e4
LT
558 struct hwif_s *hwif; /* actually (ide_hwif_t *) */
559
806f80a6
BZ
560 const struct ide_disk_ops *disk_ops;
561
97100fc8
BZ
562 unsigned long dev_flags;
563
1da177e4 564 unsigned long sleep; /* sleep until this time */
1da177e4
LT
565 unsigned long timeout; /* max time to wait for irq */
566
567 special_t special; /* special action flags */
1da177e4 568
7f612f27 569 u8 select; /* basic drive/head select reg value */
1da177e4 570 u8 retry_pio; /* retrying dma capable host in pio */
1da177e4 571 u8 waiting_for_dma; /* dma currently in progress */
0a9b6f88 572 u8 dma; /* atapi dma flag */
1da177e4 573
1da177e4
LT
574 u8 quirk_list; /* considered quirky, set for a specific host */
575 u8 init_speed; /* transfer rate set at boot */
1da177e4 576 u8 current_speed; /* current transfer rate set */
513daadd 577 u8 desired_speed; /* desired transfer rate set */
1da177e4 578 u8 dn; /* now wide spread use */
1da177e4
LT
579 u8 acoustic; /* acoustic management */
580 u8 media; /* disk, cdrom, tape, floppy, ... */
1da177e4
LT
581 u8 ready_stat; /* min status value for drive ready */
582 u8 mult_count; /* current multiple sector setting */
583 u8 mult_req; /* requested multiple sector setting */
1da177e4 584 u8 io_32bit; /* 0=16-bit, 1=32-bit, 2/3=32bit+sync */
3a7d2484 585 u8 bad_wstat; /* used for ignoring ATA_DF */
1da177e4
LT
586 u8 head; /* "real" number of heads */
587 u8 sect; /* "real" sectors per track */
588 u8 bios_head; /* BIOS/fdisk/LILO number of heads */
589 u8 bios_sect; /* BIOS/fdisk/LILO sectors per track */
590
baf08f0b
BZ
591 /* delay this long before sending packet command */
592 u8 pc_delay;
593
1da177e4
LT
594 unsigned int bios_cyl; /* BIOS/fdisk/LILO number of cyls */
595 unsigned int cyl; /* "real" number of cyls */
26bcb879 596 unsigned int drive_data; /* used by set_pio_mode/selectproc */
1da177e4
LT
597 unsigned int failures; /* current failure count */
598 unsigned int max_failures; /* maximum allowed failure count */
dbe217af 599 u64 probed_capacity;/* initial reported media capacity (ide-cd only currently) */
1da177e4
LT
600
601 u64 capacity64; /* total number of sectors */
602
603 int lun; /* logical unit */
604 int crc_count; /* crc counter to reduce drive speed */
b22b2ca4
BP
605
606 unsigned long debug_mask; /* debugging levels switch */
607
e3a59b4d
HR
608#ifdef CONFIG_BLK_DEV_IDEACPI
609 struct ide_acpi_drive_link *acpidata;
610#endif
1da177e4
LT
611 struct list_head list;
612 struct device gendev;
f36d4024 613 struct completion gendev_rel_comp; /* to deal with device release() */
d7c26ebb 614
2b9efba4
BZ
615 /* current packet command */
616 struct ide_atapi_pc *pc;
617
5e2040fd
BZ
618 /* last failed packet command */
619 struct ide_atapi_pc *failed_pc;
620
d7c26ebb 621 /* callback for packet commands */
03a2faae 622 int (*pc_callback)(struct ide_drive_s *, int);
3b8ac539 623
85e39035
BZ
624 void (*pc_update_buffers)(struct ide_drive_s *, struct ide_atapi_pc *);
625 int (*pc_io_buffers)(struct ide_drive_s *, struct ide_atapi_pc *,
626 unsigned int, int);
627
d6251d44
BP
628 ide_startstop_t (*irq_handler)(struct ide_drive_s *);
629
3b8ac539 630 unsigned long atapi_flags;
67c56364
BZ
631
632 struct ide_atapi_pc request_sense_pc;
633 struct request request_sense_rq;
d7c26ebb
BP
634};
635
636typedef struct ide_drive_s ide_drive_t;
1da177e4 637
5aeddf90
BP
638#define to_ide_device(dev) container_of(dev, ide_drive_t, gendev)
639
640#define to_ide_drv(obj, cont_type) \
8fed4368 641 container_of(obj, struct cont_type, dev)
5aeddf90
BP
642
643#define ide_drv_g(disk, cont_type) \
644 container_of((disk)->private_data, struct cont_type, driver)
8604affd 645
039788e1 646struct ide_port_info;
1da177e4 647
374e042c
BZ
648struct ide_tp_ops {
649 void (*exec_command)(struct hwif_s *, u8);
650 u8 (*read_status)(struct hwif_s *);
651 u8 (*read_altstatus)(struct hwif_s *);
374e042c
BZ
652
653 void (*set_irq)(struct hwif_s *, int);
654
22aa4b32
BZ
655 void (*tf_load)(ide_drive_t *, struct ide_cmd *);
656 void (*tf_read)(ide_drive_t *, struct ide_cmd *);
374e042c
BZ
657
658 void (*input_data)(ide_drive_t *, struct request *, void *,
659 unsigned int);
660 void (*output_data)(ide_drive_t *, struct request *, void *,
661 unsigned int);
662};
663
664extern const struct ide_tp_ops default_tp_ops;
665
39b986a6
BZ
666/**
667 * struct ide_port_ops - IDE port operations
668 *
669 * @init_dev: host specific initialization of a device
670 * @set_pio_mode: routine to program host for PIO mode
671 * @set_dma_mode: routine to program host for DMA mode
672 * @selectproc: tweaks hardware to select drive
673 * @reset_poll: chipset polling based on hba specifics
674 * @pre_reset: chipset specific changes to default for device-hba resets
675 * @resetproc: routine to reset controller after a disk reset
676 * @maskproc: special host masking for drive selection
677 * @quirkproc: check host's drive quirk list
bfa7d8e5 678 * @clear_irq: clear IRQ
39b986a6
BZ
679 *
680 * @mdma_filter: filter MDMA modes
681 * @udma_filter: filter UDMA modes
682 *
683 * @cable_detect: detect cable type
684 */
ac95beed 685struct ide_port_ops {
e6d95bd1 686 void (*init_dev)(ide_drive_t *);
ac95beed 687 void (*set_pio_mode)(ide_drive_t *, const u8);
ac95beed 688 void (*set_dma_mode)(ide_drive_t *, const u8);
ac95beed 689 void (*selectproc)(ide_drive_t *);
ac95beed 690 int (*reset_poll)(ide_drive_t *);
ac95beed 691 void (*pre_reset)(ide_drive_t *);
ac95beed 692 void (*resetproc)(ide_drive_t *);
ac95beed 693 void (*maskproc)(ide_drive_t *, int);
ac95beed 694 void (*quirkproc)(ide_drive_t *);
bfa7d8e5 695 void (*clear_irq)(ide_drive_t *);
ac95beed
BZ
696
697 u8 (*mdma_filter)(ide_drive_t *);
698 u8 (*udma_filter)(ide_drive_t *);
699
700 u8 (*cable_detect)(struct hwif_s *);
701};
702
5e37bdc0
BZ
703struct ide_dma_ops {
704 void (*dma_host_set)(struct ide_drive_s *, int);
705 int (*dma_setup)(struct ide_drive_s *);
706 void (*dma_exec_cmd)(struct ide_drive_s *, u8);
707 void (*dma_start)(struct ide_drive_s *);
708 int (*dma_end)(struct ide_drive_s *);
709 int (*dma_test_irq)(struct ide_drive_s *);
710 void (*dma_lost_irq)(struct ide_drive_s *);
711 void (*dma_timeout)(struct ide_drive_s *);
592b5315
SS
712 /*
713 * The following method is optional and only required to be
714 * implemented for the SFF-8038i compatible controllers.
715 */
716 u8 (*dma_sff_read_status)(struct hwif_s *);
5e37bdc0
BZ
717};
718
08da591e
BZ
719struct ide_host;
720
1da177e4 721typedef struct hwif_s {
1da177e4 722 struct hwif_s *mate; /* other hwif from same PCI chip */
1da177e4
LT
723 struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
724
08da591e
BZ
725 struct ide_host *host;
726
1da177e4
LT
727 char name[6]; /* name of interface, eg. "ide0" */
728
4c3032d8
BZ
729 struct ide_io_ports io_ports;
730
1da177e4 731 unsigned long sata_scr[SATA_NR_PORTS];
1da177e4 732
2bd24a1c 733 ide_drive_t *devices[MAX_DRIVES + 1];
1da177e4
LT
734
735 u8 major; /* our major number */
736 u8 index; /* 0 for ide0; 1 for ide1; ... */
737 u8 channel; /* for dual-port chips: 0=primary, 1=secondary */
1da177e4 738
e95d9c6b 739 u32 host_flags;
6a824c92 740
4099d143
BZ
741 u8 pio_mask;
742
1da177e4
LT
743 u8 ultra_mask;
744 u8 mwdma_mask;
745 u8 swdma_mask;
746
49521f97
BZ
747 u8 cbl; /* cable type */
748
1da177e4
LT
749 hwif_chipset_t chipset; /* sub-module for tuning.. */
750
36501650
BZ
751 struct device *dev;
752
18e181fe
BZ
753 ide_ack_intr_t *ack_intr;
754
1da177e4
LT
755 void (*rw_disk)(ide_drive_t *, struct request *);
756
374e042c 757 const struct ide_tp_ops *tp_ops;
ac95beed 758 const struct ide_port_ops *port_ops;
f37afdac 759 const struct ide_dma_ops *dma_ops;
bfa14b42 760
1da177e4
LT
761 /* dma physical region descriptor table (cpu view) */
762 unsigned int *dmatable_cpu;
763 /* dma physical region descriptor table (dma view) */
764 dma_addr_t dmatable_dma;
2bbd57ca
BZ
765
766 /* maximum number of PRD table entries */
767 int prd_max_nents;
768 /* PRD entry size in bytes */
769 int prd_ent_size;
770
1da177e4
LT
771 /* Scatter-gather list used to build the above */
772 struct scatterlist *sg_table;
773 int sg_max_nents; /* Maximum number of entries in it */
774 int sg_nents; /* Current number of entries in it */
5d82720a 775 int orig_sg_nents;
1da177e4
LT
776 int sg_dma_direction; /* dma transfer direction */
777
22aa4b32 778 struct ide_cmd cmd; /* current command */
d6ff9f64 779
1da177e4
LT
780 unsigned int nsect;
781 unsigned int nleft;
55c16a70 782 struct scatterlist *cursg;
1da177e4
LT
783 unsigned int cursg_ofs;
784
1da177e4
LT
785 int rqsize; /* max sectors per request */
786 int irq; /* our irq number */
787
1da177e4 788 unsigned long dma_base; /* base addr for dma ports */
1da177e4 789
1da177e4
LT
790 unsigned long config_data; /* for use by chipset-specific code */
791 unsigned long select_data; /* for use by chipset-specific code */
792
020e322d
SS
793 unsigned long extra_base; /* extra addr for dma ports */
794 unsigned extra_ports; /* number of extra dma ports */
795
1da177e4 796 unsigned present : 1; /* this interface exists */
5b31f855 797 unsigned busy : 1; /* serializes devices on a port */
1da177e4 798
f74c9141
BZ
799 struct device gendev;
800 struct device *portdev;
801
f36d4024 802 struct completion gendev_rel_comp; /* To deal with device release() */
1da177e4
LT
803
804 void *hwif_data; /* extra hwif data */
805
e3a59b4d
HR
806#ifdef CONFIG_BLK_DEV_IDEACPI
807 struct ide_acpi_hwif_link *acpidata;
808#endif
b65fac32
BZ
809
810 /* IRQ handler, if active */
811 ide_startstop_t (*handler)(ide_drive_t *);
812
813 /* BOOL: polling active & poll_timeout field valid */
814 unsigned int polling : 1;
815
816 /* current drive */
817 ide_drive_t *cur_dev;
818
819 /* current request */
820 struct request *rq;
821
822 /* failsafe timer */
823 struct timer_list timer;
824 /* timeout value during long polls */
825 unsigned long poll_timeout;
826 /* queried upon timeouts */
827 int (*expiry)(ide_drive_t *);
828
829 int req_gen;
830 int req_gen_timer;
831
832 spinlock_t lock;
22fc6ecc 833} ____cacheline_internodealigned_in_smp ide_hwif_t;
1da177e4 834
a36223b0
BZ
835#define MAX_HOST_PORTS 4
836
48c3c107 837struct ide_host {
2bd24a1c 838 ide_hwif_t *ports[MAX_HOST_PORTS + 1];
48c3c107 839 unsigned int n_ports;
6cdf6eb3 840 struct device *dev[2];
e354c1d8 841
2ed0ef54 842 int (*init_chipset)(struct pci_dev *);
e354c1d8
BZ
843
844 void (*get_lock)(irq_handler_t, void *);
845 void (*release_lock)(void);
846
849d7130 847 irq_handler_t irq_handler;
e354c1d8 848
ef0b0427 849 unsigned long host_flags;
255115fb
BZ
850
851 int irq_flags;
852
6cdf6eb3 853 void *host_priv;
bd53cbcc 854 ide_hwif_t *cur_port; /* for hosts requiring serialization */
5b31f855
BZ
855
856 /* used for hosts requiring serialization */
e720b9e4 857 volatile unsigned long host_busy;
48c3c107
BZ
858};
859
5b31f855
BZ
860#define IDE_HOST_BUSY 0
861
1da177e4
LT
862/*
863 * internal ide interrupt handler type
864 */
1da177e4
LT
865typedef ide_startstop_t (ide_handler_t)(ide_drive_t *);
866typedef int (ide_expiry_t)(ide_drive_t *);
867
0eea6458 868/* used by ide-cd, ide-floppy, etc. */
9567b349 869typedef void (xfer_func_t)(ide_drive_t *, struct request *rq, void *, unsigned);
0eea6458 870
f9383c42 871extern struct mutex ide_setting_mtx;
1da177e4 872
92f1f8fd
EO
873/*
874 * configurable drive settings
875 */
876
877#define DS_SYNC (1 << 0)
878
879struct ide_devset {
880 int (*get)(ide_drive_t *);
881 int (*set)(ide_drive_t *, int);
882 unsigned int flags;
883};
884
885#define __DEVSET(_flags, _get, _set) { \
886 .flags = _flags, \
887 .get = _get, \
888 .set = _set, \
889}
7662d046 890
8185d5aa 891#define ide_devset_get(name, field) \
92f1f8fd 892static int get_##name(ide_drive_t *drive) \
8185d5aa
BZ
893{ \
894 return drive->field; \
895}
896
897#define ide_devset_set(name, field) \
92f1f8fd 898static int set_##name(ide_drive_t *drive, int arg) \
8185d5aa
BZ
899{ \
900 drive->field = arg; \
901 return 0; \
902}
903
97100fc8
BZ
904#define ide_devset_get_flag(name, flag) \
905static int get_##name(ide_drive_t *drive) \
906{ \
907 return !!(drive->dev_flags & flag); \
908}
909
910#define ide_devset_set_flag(name, flag) \
911static int set_##name(ide_drive_t *drive, int arg) \
912{ \
913 if (arg) \
914 drive->dev_flags |= flag; \
915 else \
916 drive->dev_flags &= ~flag; \
917 return 0; \
918}
919
92f1f8fd
EO
920#define __IDE_DEVSET(_name, _flags, _get, _set) \
921const struct ide_devset ide_devset_##_name = \
922 __DEVSET(_flags, _get, _set)
923
924#define IDE_DEVSET(_name, _flags, _get, _set) \
925static __IDE_DEVSET(_name, _flags, _get, _set)
926
927#define ide_devset_rw(_name, _func) \
928IDE_DEVSET(_name, 0, get_##_func, set_##_func)
929
930#define ide_devset_w(_name, _func) \
931IDE_DEVSET(_name, 0, NULL, set_##_func)
932
f8790489
BZ
933#define ide_ext_devset_rw(_name, _func) \
934__IDE_DEVSET(_name, 0, get_##_func, set_##_func)
935
936#define ide_ext_devset_rw_sync(_name, _func) \
937__IDE_DEVSET(_name, DS_SYNC, get_##_func, set_##_func)
92f1f8fd
EO
938
939#define ide_decl_devset(_name) \
940extern const struct ide_devset ide_devset_##_name
941
942ide_decl_devset(io_32bit);
943ide_decl_devset(keepsettings);
944ide_decl_devset(pio_mode);
945ide_decl_devset(unmaskirq);
946ide_decl_devset(using_dma);
947
7662d046 948#ifdef CONFIG_IDE_PROC_FS
1da177e4 949/*
92f1f8fd 950 * /proc/ide interface
1da177e4
LT
951 */
952
92f1f8fd
EO
953#define ide_devset_rw_field(_name, _field) \
954ide_devset_get(_name, _field); \
955ide_devset_set(_name, _field); \
956IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name)
957
97100fc8
BZ
958#define ide_devset_rw_flag(_name, _field) \
959ide_devset_get_flag(_name, _field); \
960ide_devset_set_flag(_name, _field); \
961IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name)
962
92f1f8fd
EO
963struct ide_proc_devset {
964 const char *name;
965 const struct ide_devset *setting;
966 int min, max;
967 int (*mulf)(ide_drive_t *);
968 int (*divf)(ide_drive_t *);
8185d5aa
BZ
969};
970
92f1f8fd
EO
971#define __IDE_PROC_DEVSET(_name, _min, _max, _mulf, _divf) { \
972 .name = __stringify(_name), \
973 .setting = &ide_devset_##_name, \
974 .min = _min, \
975 .max = _max, \
976 .mulf = _mulf, \
977 .divf = _divf, \
8185d5aa
BZ
978}
979
92f1f8fd
EO
980#define IDE_PROC_DEVSET(_name, _min, _max) \
981__IDE_PROC_DEVSET(_name, _min, _max, NULL, NULL)
8185d5aa 982
1da177e4
LT
983typedef struct {
984 const char *name;
985 mode_t mode;
986 read_proc_t *read_proc;
987 write_proc_t *write_proc;
988} ide_proc_entry_t;
989
ecfd80e4
BZ
990void proc_ide_create(void);
991void proc_ide_destroy(void);
5cbf79cd 992void ide_proc_register_port(ide_hwif_t *);
d9270a3f 993void ide_proc_port_register_devices(ide_hwif_t *);
5b0c4b30 994void ide_proc_unregister_device(ide_drive_t *);
5cbf79cd 995void ide_proc_unregister_port(ide_hwif_t *);
7f3c868b
BZ
996void ide_proc_register_driver(ide_drive_t *, struct ide_driver *);
997void ide_proc_unregister_driver(ide_drive_t *, struct ide_driver *);
7662d046 998
1da177e4
LT
999read_proc_t proc_ide_read_capacity;
1000read_proc_t proc_ide_read_geometry;
1001
1da177e4
LT
1002/*
1003 * Standard exit stuff:
1004 */
1005#define PROC_IDE_READ_RETURN(page,start,off,count,eof,len) \
1006{ \
1007 len -= off; \
1008 if (len < count) { \
1009 *eof = 1; \
1010 if (len <= 0) \
1011 return 0; \
1012 } else \
1013 len = count; \
1014 *start = page + off; \
1015 return len; \
1016}
1017#else
ecfd80e4
BZ
1018static inline void proc_ide_create(void) { ; }
1019static inline void proc_ide_destroy(void) { ; }
5cbf79cd 1020static inline void ide_proc_register_port(ide_hwif_t *hwif) { ; }
d9270a3f 1021static inline void ide_proc_port_register_devices(ide_hwif_t *hwif) { ; }
5b0c4b30 1022static inline void ide_proc_unregister_device(ide_drive_t *drive) { ; }
5cbf79cd 1023static inline void ide_proc_unregister_port(ide_hwif_t *hwif) { ; }
7f3c868b
BZ
1024static inline void ide_proc_register_driver(ide_drive_t *drive,
1025 struct ide_driver *driver) { ; }
1026static inline void ide_proc_unregister_driver(ide_drive_t *drive,
1027 struct ide_driver *driver) { ; }
1da177e4
LT
1028#define PROC_IDE_READ_RETURN(page,start,off,count,eof,len) return 0;
1029#endif
1030
e1c7c464
BP
1031enum {
1032 /* enter/exit functions */
1033 IDE_DBG_FUNC = (1 << 0),
1034 /* sense key/asc handling */
1035 IDE_DBG_SENSE = (1 << 1),
1036 /* packet commands handling */
1037 IDE_DBG_PC = (1 << 2),
1038 /* request handling */
1039 IDE_DBG_RQ = (1 << 3),
1040 /* driver probing/setup */
1041 IDE_DBG_PROBE = (1 << 4),
1042};
1043
1044/* DRV_NAME has to be defined in the driver before using the macro below */
088b1b88
BP
1045#define __ide_debug_log(lvl, fmt, args...) \
1046{ \
1047 if (unlikely(drive->debug_mask & lvl)) \
1048 printk(KERN_INFO DRV_NAME ": %s: " fmt "\n", \
1049 __func__, ## args); \
e1c7c464
BP
1050}
1051
1da177e4 1052/*
0d346ba0 1053 * Power Management state machine (rq->pm->pm_step).
1da177e4 1054 *
0d346ba0 1055 * For each step, the core calls ide_start_power_step() first.
1da177e4
LT
1056 * This can return:
1057 * - ide_stopped : In this case, the core calls us back again unless
1058 * step have been set to ide_power_state_completed.
1059 * - ide_started : In this case, the channel is left busy until an
1060 * async event (interrupt) occurs.
0d346ba0 1061 * Typically, ide_start_power_step() will issue a taskfile request with
1da177e4
LT
1062 * do_rw_taskfile().
1063 *
0d346ba0 1064 * Upon reception of the interrupt, the core will call ide_complete_power_step()
1da177e4
LT
1065 * with the error code if any. This routine should update the step value
1066 * and return. It should not start a new request. The core will call
0d346ba0
BZ
1067 * ide_start_power_step() for the new step value, unless step have been
1068 * set to IDE_PM_COMPLETED.
1da177e4 1069 */
1da177e4 1070enum {
0d346ba0
BZ
1071 IDE_PM_START_SUSPEND,
1072 IDE_PM_FLUSH_CACHE = IDE_PM_START_SUSPEND,
1073 IDE_PM_STANDBY,
1074
1075 IDE_PM_START_RESUME,
1076 IDE_PM_RESTORE_PIO = IDE_PM_START_RESUME,
1077 IDE_PM_IDLE,
1078 IDE_PM_RESTORE_DMA,
1079
1080 IDE_PM_COMPLETED,
1da177e4
LT
1081};
1082
e2984c62
BZ
1083int generic_ide_suspend(struct device *, pm_message_t);
1084int generic_ide_resume(struct device *);
1085
1086void ide_complete_power_step(ide_drive_t *, struct request *);
1087ide_startstop_t ide_start_power_step(ide_drive_t *, struct request *);
3616b653 1088void ide_complete_pm_rq(ide_drive_t *, struct request *);
e2984c62
BZ
1089void ide_check_pm_state(ide_drive_t *, struct request *);
1090
1da177e4
LT
1091/*
1092 * Subdrivers support.
4ef3b8f4
LR
1093 *
1094 * The gendriver.owner field should be set to the module owner of this driver.
1095 * The gendriver.name field should be set to the name of this driver
1da177e4 1096 */
7f3c868b 1097struct ide_driver {
1da177e4 1098 const char *version;
1da177e4 1099 ide_startstop_t (*do_request)(ide_drive_t *, struct request *, sector_t);
1da177e4 1100 struct device_driver gen_driver;
4031bbe4
RK
1101 int (*probe)(ide_drive_t *);
1102 void (*remove)(ide_drive_t *);
0d2157f7 1103 void (*resume)(ide_drive_t *);
4031bbe4 1104 void (*shutdown)(ide_drive_t *);
7662d046 1105#ifdef CONFIG_IDE_PROC_FS
79cb3803
BZ
1106 ide_proc_entry_t * (*proc_entries)(ide_drive_t *);
1107 const struct ide_proc_devset * (*proc_devsets)(ide_drive_t *);
7662d046
BZ
1108#endif
1109};
1da177e4 1110
7f3c868b 1111#define to_ide_driver(drv) container_of(drv, struct ide_driver, gen_driver)
4031bbe4 1112
08da591e
BZ
1113int ide_device_get(ide_drive_t *);
1114void ide_device_put(ide_drive_t *);
1115
aa768773
BZ
1116struct ide_ioctl_devset {
1117 unsigned int get_ioctl;
1118 unsigned int set_ioctl;
92f1f8fd 1119 const struct ide_devset *setting;
aa768773
BZ
1120};
1121
1122int ide_setting_ioctl(ide_drive_t *, struct block_device *, unsigned int,
1123 unsigned long, const struct ide_ioctl_devset *);
1124
1bddd9e6 1125int generic_ide_ioctl(ide_drive_t *, struct block_device *, unsigned, unsigned long);
1da177e4 1126
ebae41a5
BZ
1127extern int ide_vlb_clk;
1128extern int ide_pci_clk;
1129
327fa1c2
BZ
1130int ide_end_request(ide_drive_t *, int, int);
1131int ide_end_dequeued_request(ide_drive_t *, struct request *, int, int);
1132void ide_kill_rq(ide_drive_t *, struct request *);
1133
1134void __ide_set_handler(ide_drive_t *, ide_handler_t *, unsigned int,
1135 ide_expiry_t *);
1136void ide_set_handler(ide_drive_t *, ide_handler_t *, unsigned int,
1137 ide_expiry_t *);
1da177e4 1138
cd2a2d96
BZ
1139void ide_execute_command(ide_drive_t *, u8, ide_handler_t *, unsigned int,
1140 ide_expiry_t *);
1da177e4 1141
1fc14258
BZ
1142void ide_execute_pkt_cmd(ide_drive_t *);
1143
9f87abe8
BZ
1144void ide_pad_transfer(ide_drive_t *, int, int);
1145
9892ec54 1146ide_startstop_t ide_error(ide_drive_t *, const char *, u8);
1da177e4 1147
4dde4492 1148void ide_fix_driveid(u16 *);
01745112 1149
1da177e4
LT
1150extern void ide_fixstring(u8 *, const int, const int);
1151
b163f46d
BZ
1152int ide_busy_sleep(ide_hwif_t *, unsigned long, int);
1153
74af21cf 1154int ide_wait_stat(ide_startstop_t *, ide_drive_t *, u8, u8, unsigned long);
1da177e4 1155
c4e66c36 1156ide_startstop_t ide_do_park_unpark(ide_drive_t *, struct request *);
11938c92 1157ide_startstop_t ide_do_devset(ide_drive_t *, struct request *);
c4e66c36 1158
1da177e4
LT
1159extern ide_startstop_t ide_do_reset (ide_drive_t *);
1160
92f1f8fd
EO
1161extern int ide_devset_execute(ide_drive_t *drive,
1162 const struct ide_devset *setting, int arg);
1163
22aa4b32 1164void ide_complete_cmd(ide_drive_t *, struct ide_cmd *, u8, u8);
a09485df 1165void ide_complete_rq(ide_drive_t *, u8);
1da177e4 1166
089c5c7e 1167void ide_tf_dump(const char *, struct ide_taskfile *);
1da177e4 1168
374e042c
BZ
1169void ide_exec_command(ide_hwif_t *, u8);
1170u8 ide_read_status(ide_hwif_t *);
1171u8 ide_read_altstatus(ide_hwif_t *);
374e042c
BZ
1172
1173void ide_set_irq(ide_hwif_t *, int);
1174
22aa4b32
BZ
1175void ide_tf_load(ide_drive_t *, struct ide_cmd *);
1176void ide_tf_read(ide_drive_t *, struct ide_cmd *);
374e042c
BZ
1177
1178void ide_input_data(ide_drive_t *, struct request *, void *, unsigned int);
1179void ide_output_data(ide_drive_t *, struct request *, void *, unsigned int);
1180
acaa0f5f
BZ
1181int ide_io_buffers(ide_drive_t *, struct ide_atapi_pc *, unsigned int, int);
1182
1da177e4 1183extern void SELECT_DRIVE(ide_drive_t *);
ed4af48f 1184void SELECT_MASK(ide_drive_t *, int);
1da177e4 1185
92eb4380 1186u8 ide_read_error(ide_drive_t *);
1823649b 1187void ide_read_bcount_and_ireason(ide_drive_t *, u16 *, u8 *);
92eb4380 1188
51509eec
BZ
1189int ide_check_atapi_device(ide_drive_t *, const char *);
1190
7bf7420a
BZ
1191void ide_init_pc(struct ide_atapi_pc *);
1192
4abdc6ee
EO
1193/* Disk head parking */
1194extern wait_queue_head_t ide_park_wq;
1195ssize_t ide_park_show(struct device *dev, struct device_attribute *attr,
1196 char *buf);
1197ssize_t ide_park_store(struct device *dev, struct device_attribute *attr,
1198 const char *buf, size_t len);
1199
7645c151
BZ
1200/*
1201 * Special requests for ide-tape block device strategy routine.
1202 *
1203 * In order to service a character device command, we add special requests to
1204 * the tail of our block device request queue and wait for their completion.
1205 */
1206enum {
1207 REQ_IDETAPE_PC1 = (1 << 0), /* packet command (first stage) */
1208 REQ_IDETAPE_PC2 = (1 << 1), /* packet command (second stage) */
1209 REQ_IDETAPE_READ = (1 << 2),
1210 REQ_IDETAPE_WRITE = (1 << 3),
1211};
1212
2ac07d92 1213int ide_queue_pc_tail(ide_drive_t *, struct gendisk *, struct ide_atapi_pc *);
7645c151 1214
de699ad5 1215int ide_do_test_unit_ready(ide_drive_t *, struct gendisk *);
0c8a6c7a 1216int ide_do_start_stop(ide_drive_t *, struct gendisk *, int);
0578042d 1217int ide_set_media_lock(ide_drive_t *, struct gendisk *, int);
6b0da28b
BZ
1218void ide_create_request_sense_cmd(ide_drive_t *, struct ide_atapi_pc *);
1219void ide_retry_pc(ide_drive_t *, struct gendisk *);
0578042d 1220
4cad085e 1221int ide_cd_expiry(ide_drive_t *);
844b9468 1222
392de1d5
BP
1223int ide_cd_get_xferlen(struct request *);
1224
28ad91db 1225ide_startstop_t ide_issue_pc(ide_drive_t *);
594c16d8 1226
22aa4b32 1227ide_startstop_t do_rw_taskfile(ide_drive_t *, struct ide_cmd *);
1da177e4 1228
4d7a984b
TH
1229void task_end_request(ide_drive_t *, struct request *, u8);
1230
22aa4b32
BZ
1231int ide_raw_taskfile(ide_drive_t *, struct ide_cmd *, u8 *, u16);
1232int ide_no_data_taskfile(ide_drive_t *, struct ide_cmd *);
9a3c49be 1233
22aa4b32 1234int ide_taskfile_ioctl(ide_drive_t *, unsigned long);
1da177e4 1235
2ebe1d9e
BZ
1236int ide_dev_read_id(ide_drive_t *, u8, u16 *);
1237
1da177e4 1238extern int ide_driveid_update(ide_drive_t *);
1da177e4
LT
1239extern int ide_config_drive_speed(ide_drive_t *, u8);
1240extern u8 eighty_ninty_three (ide_drive_t *);
1da177e4
LT
1241extern int taskfile_lib_get_identify(ide_drive_t *drive, u8 *);
1242
1243extern int ide_wait_not_busy(ide_hwif_t *hwif, unsigned long timeout);
1244
1da177e4
LT
1245extern void ide_stall_queue(ide_drive_t *drive, unsigned long timeout);
1246
1da177e4 1247extern void ide_timer_expiry(unsigned long);
7d12e780 1248extern irqreturn_t ide_intr(int irq, void *dev_id);
165125e1 1249extern void do_ide_request(struct request_queue *);
1da177e4
LT
1250
1251void ide_init_disk(struct gendisk *, ide_drive_t *);
1252
6d208b39 1253#ifdef CONFIG_IDEPCI_PCIBUS_ORDER
725522b5
GKH
1254extern int __ide_pci_register_driver(struct pci_driver *driver, struct module *owner, const char *mod_name);
1255#define ide_pci_register_driver(d) __ide_pci_register_driver(d, THIS_MODULE, KBUILD_MODNAME)
6d208b39
BZ
1256#else
1257#define ide_pci_register_driver(d) pci_register_driver(d)
1258#endif
1259
6636487e
BZ
1260static inline int ide_pci_is_in_compatibility_mode(struct pci_dev *dev)
1261{
1262 if ((dev->class >> 8) == PCI_CLASS_STORAGE_IDE && (dev->class & 5) != 5)
1263 return 1;
1264 return 0;
1265}
1266
86ccf37c 1267void ide_pci_setup_ports(struct pci_dev *, const struct ide_port_info *,
48c3c107 1268 hw_regs_t *, hw_regs_t **);
85620436 1269void ide_setup_pci_noise(struct pci_dev *, const struct ide_port_info *);
1da177e4 1270
8e882ba1 1271#ifdef CONFIG_BLK_DEV_IDEDMA_PCI
b123f56e
BZ
1272int ide_pci_set_master(struct pci_dev *, const char *);
1273unsigned long ide_pci_dma_base(ide_hwif_t *, const struct ide_port_info *);
ebb00fb5 1274int ide_pci_check_simplex(ide_hwif_t *, const struct ide_port_info *);
b123f56e 1275int ide_hwif_setup_dma(ide_hwif_t *, const struct ide_port_info *);
c413b9b9 1276#else
b123f56e
BZ
1277static inline int ide_hwif_setup_dma(ide_hwif_t *hwif,
1278 const struct ide_port_info *d)
1279{
1280 return -EINVAL;
1281}
c413b9b9
BZ
1282#endif
1283
c0ae5023 1284struct ide_pci_enablebit {
1da177e4
LT
1285 u8 reg; /* byte pci reg holding the enable-bit */
1286 u8 mask; /* mask to isolate the enable-bit */
1287 u8 val; /* value of masked reg when "enabled" */
c0ae5023 1288};
1da177e4
LT
1289
1290enum {
1291 /* Uses ISA control ports not PCI ones. */
a5d8c5c8 1292 IDE_HFLAG_ISA_PORTS = (1 << 0),
6a824c92 1293 /* single port device */
a5d8c5c8 1294 IDE_HFLAG_SINGLE = (1 << 1),
6a824c92
BZ
1295 /* don't use legacy PIO blacklist */
1296 IDE_HFLAG_PIO_NO_BLACKLIST = (1 << 2),
e277f91f
BZ
1297 /* set for the second port of QD65xx */
1298 IDE_HFLAG_QD_2ND_PORT = (1 << 3),
26bcb879
BZ
1299 /* use PIO8/9 for prefetch off/on */
1300 IDE_HFLAG_ABUSE_PREFETCH = (1 << 4),
1301 /* use PIO6/7 for fast-devsel off/on */
1302 IDE_HFLAG_ABUSE_FAST_DEVSEL = (1 << 5),
1303 /* use 100-102 and 200-202 PIO values to set DMA modes */
1304 IDE_HFLAG_ABUSE_DMA_MODES = (1 << 6),
aedea591
BZ
1305 /*
1306 * keep DMA setting when programming PIO mode, may be used only
1307 * for hosts which have separate PIO and DMA timings (ie. PMAC)
1308 */
1309 IDE_HFLAG_SET_PIO_MODE_KEEP_DMA = (1 << 7),
88b2b32b
BZ
1310 /* program host for the transfer mode after programming device */
1311 IDE_HFLAG_POST_SET_MODE = (1 << 8),
1312 /* don't program host/device for the transfer mode ("smart" hosts) */
1313 IDE_HFLAG_NO_SET_MODE = (1 << 9),
0ae2e178
BZ
1314 /* trust BIOS for programming chipset/device for DMA */
1315 IDE_HFLAG_TRUST_BIOS_FOR_DMA = (1 << 10),
cafa027b
BZ
1316 /* host is CS5510/CS5520 */
1317 IDE_HFLAG_CS5520 = (1 << 11),
33c1002e
BZ
1318 /* ATAPI DMA is unsupported */
1319 IDE_HFLAG_NO_ATAPI_DMA = (1 << 12),
5e71d9c5
BZ
1320 /* set if host is a "non-bootable" controller */
1321 IDE_HFLAG_NON_BOOTABLE = (1 << 13),
47b68788
BZ
1322 /* host doesn't support DMA */
1323 IDE_HFLAG_NO_DMA = (1 << 14),
1324 /* check if host is PCI IDE device before allowing DMA */
1325 IDE_HFLAG_NO_AUTODMA = (1 << 15),
c5dd43ec
BZ
1326 /* host uses MMIO */
1327 IDE_HFLAG_MMIO = (1 << 16),
238e4f14
BZ
1328 /* no LBA48 */
1329 IDE_HFLAG_NO_LBA48 = (1 << 17),
1330 /* no LBA48 DMA */
1331 IDE_HFLAG_NO_LBA48_DMA = (1 << 18),
ed67b923
BZ
1332 /* data FIFO is cleared by an error */
1333 IDE_HFLAG_ERROR_STOPS_FIFO = (1 << 19),
1c51361a
BZ
1334 /* serialize ports */
1335 IDE_HFLAG_SERIALIZE = (1 << 20),
2787cb8a
BZ
1336 /* host is DTC2278 */
1337 IDE_HFLAG_DTC2278 = (1 << 21),
c094ea07
BZ
1338 /* 4 devices on a single set of I/O ports */
1339 IDE_HFLAG_4DRIVES = (1 << 22),
1f66019b
BZ
1340 /* host is TRM290 */
1341 IDE_HFLAG_TRM290 = (1 << 23),
caea7602
BZ
1342 /* use 32-bit I/O ops */
1343 IDE_HFLAG_IO_32BIT = (1 << 24),
1344 /* unmask IRQs */
1345 IDE_HFLAG_UNMASK_IRQS = (1 << 25),
6636487e 1346 IDE_HFLAG_BROKEN_ALTSTATUS = (1 << 26),
1fd18905
BZ
1347 /* serialize ports if DMA is possible (for sl82c105) */
1348 IDE_HFLAG_SERIALIZE_DMA = (1 << 27),
8ac2b42a
BZ
1349 /* force host out of "simplex" mode */
1350 IDE_HFLAG_CLEAR_SIMPLEX = (1 << 28),
4166c199
BZ
1351 /* DSC overlap is unsupported */
1352 IDE_HFLAG_NO_DSC = (1 << 29),
807b90d0
BZ
1353 /* never use 32-bit I/O ops */
1354 IDE_HFLAG_NO_IO_32BIT = (1 << 30),
1355 /* never unmask IRQs */
1356 IDE_HFLAG_NO_UNMASK_IRQS = (1 << 31),
1da177e4
LT
1357};
1358
7cab14a7 1359#ifdef CONFIG_BLK_DEV_OFFBOARD
7cab14a7 1360# define IDE_HFLAG_OFF_BOARD 0
5e71d9c5
BZ
1361#else
1362# define IDE_HFLAG_OFF_BOARD IDE_HFLAG_NON_BOOTABLE
7cab14a7
BZ
1363#endif
1364
039788e1 1365struct ide_port_info {
1da177e4 1366 char *name;
e354c1d8 1367
2ed0ef54 1368 int (*init_chipset)(struct pci_dev *);
e354c1d8
BZ
1369
1370 void (*get_lock)(irq_handler_t, void *);
1371 void (*release_lock)(void);
1372
1da177e4
LT
1373 void (*init_iops)(ide_hwif_t *);
1374 void (*init_hwif)(ide_hwif_t *);
b123f56e
BZ
1375 int (*init_dma)(ide_hwif_t *,
1376 const struct ide_port_info *);
ac95beed 1377
374e042c 1378 const struct ide_tp_ops *tp_ops;
ac95beed 1379 const struct ide_port_ops *port_ops;
f37afdac 1380 const struct ide_dma_ops *dma_ops;
ac95beed 1381
c0ae5023
BZ
1382 struct ide_pci_enablebit enablebits[2];
1383
528a572d 1384 hwif_chipset_t chipset;
6b492496
BZ
1385
1386 u16 max_sectors; /* if < than the default one */
1387
9ffcf364 1388 u32 host_flags;
255115fb
BZ
1389
1390 int irq_flags;
1391
4099d143 1392 u8 pio_mask;
5f8b6c34
BZ
1393 u8 swdma_mask;
1394 u8 mwdma_mask;
18137207 1395 u8 udma_mask;
039788e1 1396};
1da177e4 1397
6cdf6eb3
BZ
1398int ide_pci_init_one(struct pci_dev *, const struct ide_port_info *, void *);
1399int ide_pci_init_two(struct pci_dev *, struct pci_dev *,
1400 const struct ide_port_info *, void *);
ef0b0427 1401void ide_pci_remove(struct pci_dev *);
1da177e4 1402
feb22b7f
BZ
1403#ifdef CONFIG_PM
1404int ide_pci_suspend(struct pci_dev *, pm_message_t);
1405int ide_pci_resume(struct pci_dev *);
1406#else
1407#define ide_pci_suspend NULL
1408#define ide_pci_resume NULL
1409#endif
1410
1da177e4
LT
1411void ide_map_sg(ide_drive_t *, struct request *);
1412void ide_init_sg_cmd(ide_drive_t *, struct request *);
1413
1414#define BAD_DMA_DRIVE 0
1415#define GOOD_DMA_DRIVE 1
1416
65e5f2e3
JC
1417struct drive_list_entry {
1418 const char *id_model;
1419 const char *id_firmware;
1420};
1421
4dde4492 1422int ide_in_drive_list(u16 *, const struct drive_list_entry *);
a5b7e70d
BZ
1423
1424#ifdef CONFIG_BLK_DEV_IDEDMA
2dbe7e91 1425int ide_dma_good_drive(ide_drive_t *);
1da177e4 1426int __ide_dma_bad_drive(ide_drive_t *);
3ab7efe8 1427int ide_id_dma_bug(ide_drive_t *);
7670df73
BZ
1428
1429u8 ide_find_dma_mode(ide_drive_t *, u8);
1430
1431static inline u8 ide_max_dma_mode(ide_drive_t *drive)
1432{
1433 return ide_find_dma_mode(drive, XFER_UDMA_6);
1434}
1435
4a546e04 1436void ide_dma_off_quietly(ide_drive_t *);
7469aaf6 1437void ide_dma_off(ide_drive_t *);
4a546e04 1438void ide_dma_on(ide_drive_t *);
3608b5d7 1439int ide_set_dma(ide_drive_t *);
578cfa0d 1440void ide_check_dma_crc(ide_drive_t *);
1da177e4
LT
1441ide_startstop_t ide_dma_intr(ide_drive_t *);
1442
2bbd57ca
BZ
1443int ide_allocate_dma_engine(ide_hwif_t *);
1444void ide_release_dma_engine(ide_hwif_t *);
1445
062f9f02
BZ
1446int ide_build_sglist(ide_drive_t *, struct request *);
1447void ide_destroy_dmatable(ide_drive_t *);
1448
8e882ba1 1449#ifdef CONFIG_BLK_DEV_IDEDMA_SFF
2dbe7e91 1450int config_drive_for_dma(ide_drive_t *);
1da177e4 1451extern int ide_build_dmatable(ide_drive_t *, struct request *);
15ce926a 1452void ide_dma_host_set(ide_drive_t *, int);
1da177e4 1453extern int ide_dma_setup(ide_drive_t *);
f37afdac 1454void ide_dma_exec_cmd(ide_drive_t *, u8);
1da177e4 1455extern void ide_dma_start(ide_drive_t *);
653bcf52 1456int ide_dma_end(ide_drive_t *);
f37afdac 1457int ide_dma_test_irq(ide_drive_t *);
592b5315 1458u8 ide_dma_sff_read_status(ide_hwif_t *);
71fc9fcc 1459extern const struct ide_dma_ops sff_dma_ops;
2dbe7e91
BZ
1460#else
1461static inline int config_drive_for_dma(ide_drive_t *drive) { return 0; }
8e882ba1 1462#endif /* CONFIG_BLK_DEV_IDEDMA_SFF */
1da177e4 1463
de23ec9c 1464void ide_dma_lost_irq(ide_drive_t *);
ffa15a69 1465void ide_dma_timeout(ide_drive_t *);
65ca5377 1466ide_startstop_t ide_dma_timeout_retry(ide_drive_t *, int);
de23ec9c 1467
1da177e4 1468#else
3ab7efe8 1469static inline int ide_id_dma_bug(ide_drive_t *drive) { return 0; }
7670df73 1470static inline u8 ide_find_dma_mode(ide_drive_t *drive, u8 speed) { return 0; }
2d5eaa6d 1471static inline u8 ide_max_dma_mode(ide_drive_t *drive) { return 0; }
4a546e04 1472static inline void ide_dma_off_quietly(ide_drive_t *drive) { ; }
7469aaf6 1473static inline void ide_dma_off(ide_drive_t *drive) { ; }
4a546e04 1474static inline void ide_dma_on(ide_drive_t *drive) { ; }
1da177e4 1475static inline void ide_dma_verbose(ide_drive_t *drive) { ; }
3608b5d7 1476static inline int ide_set_dma(ide_drive_t *drive) { return 1; }
578cfa0d 1477static inline void ide_check_dma_crc(ide_drive_t *drive) { ; }
65ca5377 1478static inline ide_startstop_t ide_dma_timeout_retry(ide_drive_t *drive, int error) { return ide_stopped; }
0d1bad21 1479static inline void ide_release_dma_engine(ide_hwif_t *hwif) { ; }
e6830a86
BZ
1480static inline int ide_build_sglist(ide_drive_t *drive,
1481 struct request *rq) { return 0; }
2bbd57ca 1482#endif /* CONFIG_BLK_DEV_IDEDMA */
1da177e4 1483
e3a59b4d 1484#ifdef CONFIG_BLK_DEV_IDEACPI
8b803bd1 1485int ide_acpi_init(void);
e3a59b4d
HR
1486extern int ide_acpi_exec_tfs(ide_drive_t *drive);
1487extern void ide_acpi_get_timing(ide_hwif_t *hwif);
1488extern void ide_acpi_push_timing(ide_hwif_t *hwif);
8b803bd1 1489void ide_acpi_init_port(ide_hwif_t *);
eafd88a3 1490void ide_acpi_port_init_devices(ide_hwif_t *);
5e32132b 1491extern void ide_acpi_set_state(ide_hwif_t *hwif, int on);
e3a59b4d 1492#else
8b803bd1 1493static inline int ide_acpi_init(void) { return 0; }
e3a59b4d
HR
1494static inline int ide_acpi_exec_tfs(ide_drive_t *drive) { return 0; }
1495static inline void ide_acpi_get_timing(ide_hwif_t *hwif) { ; }
1496static inline void ide_acpi_push_timing(ide_hwif_t *hwif) { ; }
8b803bd1 1497static inline void ide_acpi_init_port(ide_hwif_t *hwif) { ; }
eafd88a3 1498static inline void ide_acpi_port_init_devices(ide_hwif_t *hwif) { ; }
5e32132b 1499static inline void ide_acpi_set_state(ide_hwif_t *hwif, int on) {}
e3a59b4d
HR
1500#endif
1501
1da177e4
LT
1502void ide_register_region(struct gendisk *);
1503void ide_unregister_region(struct gendisk *);
1504
f01393e4 1505void ide_undecoded_slave(ide_drive_t *);
1da177e4 1506
9fd91d95 1507void ide_port_apply_params(ide_hwif_t *);
ebdab07d 1508int ide_sysfs_register_port(ide_hwif_t *);
9fd91d95 1509
48c3c107 1510struct ide_host *ide_host_alloc(const struct ide_port_info *, hw_regs_t **);
8a69580e 1511void ide_host_free(struct ide_host *);
48c3c107
BZ
1512int ide_host_register(struct ide_host *, const struct ide_port_info *,
1513 hw_regs_t **);
6f904d01
BZ
1514int ide_host_add(const struct ide_port_info *, hw_regs_t **,
1515 struct ide_host **);
48c3c107 1516void ide_host_remove(struct ide_host *);
0bfeee7d 1517int ide_legacy_device_add(const struct ide_port_info *, unsigned long);
2dde7861
BZ
1518void ide_port_unregister_devices(ide_hwif_t *);
1519void ide_port_scan(ide_hwif_t *);
1da177e4
LT
1520
1521static inline void *ide_get_hwifdata (ide_hwif_t * hwif)
1522{
1523 return hwif->hwif_data;
1524}
1525
1526static inline void ide_set_hwifdata (ide_hwif_t * hwif, void *data)
1527{
1528 hwif->hwif_data = data;
1529}
1530
1da177e4 1531extern void ide_toggle_bounce(ide_drive_t *drive, int on);
1da177e4 1532
a501633c 1533u64 ide_get_lba_addr(struct ide_taskfile *, int);
1da177e4
LT
1534u8 ide_dump_status(ide_drive_t *, const char *, u8);
1535
3be53f3f
BZ
1536struct ide_timing {
1537 u8 mode;
1538 u8 setup; /* t1 */
1539 u16 act8b; /* t2 for 8-bit io */
1540 u16 rec8b; /* t2i for 8-bit io */
1541 u16 cyc8b; /* t0 for 8-bit io */
1542 u16 active; /* t2 or tD */
1543 u16 recover; /* t2i or tK */
1544 u16 cycle; /* t0 */
1545 u16 udma; /* t2CYCTYP/2 */
1546};
1547
1548enum {
1549 IDE_TIMING_SETUP = (1 << 0),
1550 IDE_TIMING_ACT8B = (1 << 1),
1551 IDE_TIMING_REC8B = (1 << 2),
1552 IDE_TIMING_CYC8B = (1 << 3),
1553 IDE_TIMING_8BIT = IDE_TIMING_ACT8B | IDE_TIMING_REC8B |
1554 IDE_TIMING_CYC8B,
1555 IDE_TIMING_ACTIVE = (1 << 4),
1556 IDE_TIMING_RECOVER = (1 << 5),
1557 IDE_TIMING_CYCLE = (1 << 6),
1558 IDE_TIMING_UDMA = (1 << 7),
1559 IDE_TIMING_ALL = IDE_TIMING_SETUP | IDE_TIMING_8BIT |
1560 IDE_TIMING_ACTIVE | IDE_TIMING_RECOVER |
1561 IDE_TIMING_CYCLE | IDE_TIMING_UDMA,
1562};
1563
f06ab340 1564struct ide_timing *ide_timing_find_mode(u8);
c9d6c1a2 1565u16 ide_pio_cycle_time(ide_drive_t *, u8);
f06ab340
BZ
1566void ide_timing_merge(struct ide_timing *, struct ide_timing *,
1567 struct ide_timing *, unsigned int);
1568int ide_timing_compute(ide_drive_t *, u8, struct ide_timing *, int, int);
1569
7eeaaaa5 1570#ifdef CONFIG_IDE_XFER_MODE
9ad54093 1571int ide_scan_pio_blacklist(char *);
7eeaaaa5 1572const char *ide_xfer_verbose(u8);
2134758d 1573u8 ide_get_best_pio_mode(ide_drive_t *, u8, u8);
88b2b32b
BZ
1574int ide_set_pio_mode(ide_drive_t *, u8);
1575int ide_set_dma_mode(ide_drive_t *, u8);
26bcb879 1576void ide_set_pio(ide_drive_t *, u8);
7eeaaaa5
BZ
1577int ide_set_xfer_rate(ide_drive_t *, u8);
1578#else
1579static inline void ide_set_pio(ide_drive_t *drive, u8 pio) { ; }
1580static inline int ide_set_xfer_rate(ide_drive_t *drive, u8 rate) { return -1; }
1581#endif
26bcb879
BZ
1582
1583static inline void ide_set_max_pio(ide_drive_t *drive)
1584{
1585 ide_set_pio(drive, 255);
1586}
1da177e4 1587
ebdab07d
BZ
1588char *ide_media_string(ide_drive_t *);
1589
1590extern struct device_attribute ide_dev_attrs[];
1da177e4 1591extern struct bus_type ide_bus_type;
f74c9141 1592extern struct class *ide_port_class;
1da177e4 1593
7b9f25b5
BZ
1594static inline void ide_dump_identify(u8 *id)
1595{
1596 print_hex_dump(KERN_INFO, "", DUMP_PREFIX_NONE, 16, 2, id, 512, 0);
1597}
1598
86b37860
CL
1599static inline int hwif_to_node(ide_hwif_t *hwif)
1600{
96f80219 1601 return hwif->dev ? dev_to_node(hwif->dev) : -1;
86b37860
CL
1602}
1603
7e59ea21 1604static inline ide_drive_t *ide_get_pair_dev(ide_drive_t *drive)
1b678347 1605{
5e7f3a46 1606 ide_drive_t *peer = drive->hwif->devices[(drive->dn ^ 1) & 1];
1b678347 1607
97100fc8 1608 return (peer->dev_flags & IDE_DFLAG_PRESENT) ? peer : NULL;
1b678347 1609}
2bd24a1c
BZ
1610
1611#define ide_port_for_each_dev(i, dev, port) \
1612 for ((i) = 0; ((dev) = (port)->devices[i]) || (i) < MAX_DRIVES; (i)++)
1613
7ed5b157
BZ
1614#define ide_port_for_each_present_dev(i, dev, port) \
1615 for ((i) = 0; ((dev) = (port)->devices[i]) || (i) < MAX_DRIVES; (i)++) \
1616 if ((dev)->dev_flags & IDE_DFLAG_PRESENT)
1617
2bd24a1c
BZ
1618#define ide_host_for_each_port(i, port, host) \
1619 for ((i) = 0; ((port) = (host)->ports[i]) || (i) < MAX_HOST_PORTS; (i)++)
1620
1da177e4 1621#endif /* _IDE_H */