]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - include/linux/ide.h
block: introduce blk_rq_is_passthrough
[mirror_ubuntu-jammy-kernel.git] / include / linux / ide.h
CommitLineData
1da177e4
LT
1#ifndef _IDE_H
2#define _IDE_H
3/*
4 * linux/include/linux/ide.h
5 *
6 * Copyright (C) 1994-2002 Linus Torvalds & authors
7 */
8
1da177e4
LT
9#include <linux/init.h>
10#include <linux/ioport.h>
3ceca727 11#include <linux/ata.h>
1da177e4
LT
12#include <linux/blkdev.h>
13#include <linux/proc_fs.h>
14#include <linux/interrupt.h>
15#include <linux/bitops.h>
16#include <linux/bio.h>
1da177e4 17#include <linux/pci.h>
f36d4024 18#include <linux/completion.h>
feb22b7f 19#include <linux/pm.h>
245e3718 20#include <linux/mutex.h>
a1df5169
BP
21/* for request_sense */
22#include <linux/cdrom.h>
82ed4db4 23#include <scsi/scsi_cmnd.h>
8b48463f
LZ
24#include <asm/byteorder.h>
25#include <asm/io.h>
a1df5169 26
d45b70ab 27#if defined(CONFIG_CRIS) || defined(CONFIG_FRV) || defined(CONFIG_MN10300)
4ee06b7e
BZ
28# define SUPPORT_VLB_SYNC 0
29#else
30# define SUPPORT_VLB_SYNC 1
1da177e4
LT
31#endif
32
1da177e4
LT
33/*
34 * Probably not wise to fiddle with these
35 */
b40d1b88 36#define IDE_DEFAULT_MAX_FAILURES 1
1da177e4
LT
37#define ERROR_MAX 8 /* Max read/write errors per sector */
38#define ERROR_RESET 3 /* Reset controller every 4th retry */
39#define ERROR_RECAL 1 /* Recalibrate every 2nd retry */
40
313162d0
PG
41struct device;
42
b42171ef
CH
43/* IDE-specific values for req->cmd_type */
44enum ata_cmd_type_bits {
45 REQ_TYPE_ATA_TASKFILE = REQ_TYPE_DRV_PRIV + 1,
46 REQ_TYPE_ATA_PC,
b0b93b48 47 REQ_TYPE_ATA_SENSE, /* sense request */
a7928c15
CH
48 REQ_TYPE_ATA_PM_SUSPEND,/* suspend request */
49 REQ_TYPE_ATA_PM_RESUME, /* resume request */
b42171ef
CH
50};
51
a7928c15
CH
52#define ata_pm_request(rq) \
53 ((rq)->cmd_type == REQ_TYPE_ATA_PM_SUSPEND || \
54 (rq)->cmd_type == REQ_TYPE_ATA_PM_RESUME)
55
82ed4db4
CH
56struct ide_request {
57 struct scsi_request sreq;
58 u8 sense[SCSI_SENSE_BUFFERSIZE];
59};
60
c152cc1a
BZ
61/* Error codes returned in rq->errors to the higher part of the driver. */
62enum {
63 IDE_DRV_ERROR_GENERAL = 101,
64 IDE_DRV_ERROR_FILEMARK = 102,
65 IDE_DRV_ERROR_EOD = 103,
66};
67
1da177e4
LT
68/*
69 * Definitions for accessing IDE controller registers
70 */
71#define IDE_NR_PORTS (10)
72
4c3032d8
BZ
73struct ide_io_ports {
74 unsigned long data_addr;
75
76 union {
77 unsigned long error_addr; /* read: error */
78 unsigned long feature_addr; /* write: feature */
79 };
80
81 unsigned long nsect_addr;
82 unsigned long lbal_addr;
83 unsigned long lbam_addr;
84 unsigned long lbah_addr;
85
86 unsigned long device_addr;
87
88 union {
89 unsigned long status_addr; /*  read: status  */
90 unsigned long command_addr; /* write: command */
91 };
92
93 unsigned long ctl_addr;
94
95 unsigned long irq_addr;
96};
1da177e4
LT
97
98#define OK_STAT(stat,good,bad) (((stat)&((good)|(bad)))==(good))
1da177e4 99
3a7d2484
BZ
100#define BAD_R_STAT (ATA_BUSY | ATA_ERR)
101#define BAD_W_STAT (BAD_R_STAT | ATA_DF)
102#define BAD_STAT (BAD_R_STAT | ATA_DRQ)
103#define DRIVE_READY (ATA_DRDY | ATA_DSC)
104
105#define BAD_CRC (ATA_ABORTED | ATA_ICRC)
1da177e4
LT
106
107#define SATA_NR_PORTS (3) /* 16 possible ?? */
108
109#define SATA_STATUS_OFFSET (0)
1da177e4 110#define SATA_ERROR_OFFSET (1)
1da177e4 111#define SATA_CONTROL_OFFSET (2)
1da177e4 112
1da177e4
LT
113/*
114 * Our Physical Region Descriptor (PRD) table should be large enough
115 * to handle the biggest I/O request we are likely to see. Since requests
116 * can have no more than 256 sectors, and since the typical blocksize is
117 * two or more sectors, we could get by with a limit of 128 entries here for
118 * the usual worst case. Most requests seem to include some contiguous blocks,
119 * further reducing the number of table entries required.
120 *
121 * The driver reverts to PIO mode for individual requests that exceed
122 * this limit (possible with 512 byte blocksizes, eg. MSDOS f/s), so handling
123 * 100% of all crazy scenarios here is not necessary.
124 *
125 * As it turns out though, we must allocate a full 4KB page for this,
126 * so the two PRD tables (ide0 & ide1) will each get half of that,
127 * allowing each to have about 256 entries (8 bytes each) from this.
128 */
129#define PRD_BYTES 8
130#define PRD_ENTRIES 256
131
132/*
133 * Some more useful definitions
134 */
135#define PARTN_BITS 6 /* number of minor dev bits for partitions */
136#define MAX_DRIVES 2 /* per interface; 2 assumed by lots of code */
137#define SECTOR_SIZE 512
151a6701 138
1da177e4
LT
139/*
140 * Timeouts for various operations:
141 */
d6e2955a 142enum {
602da297
DM
143 /* spec allows up to 20ms, but CF cards and SSD drives need more */
144 WAIT_DRQ = 1 * HZ, /* 1s */
d6e2955a
BZ
145 /* some laptops are very slow */
146 WAIT_READY = 5 * HZ, /* 5s */
147 /* should be less than 3ms (?), if all ATAPI CD is closed at boot */
148 WAIT_PIDENTIFY = 10 * HZ, /* 10s */
149 /* worst case when spinning up */
150 WAIT_WORSTCASE = 30 * HZ, /* 30s */
151 /* maximum wait for an IRQ to happen */
152 WAIT_CMD = 10 * HZ, /* 10s */
153 /* Some drives require a longer IRQ timeout. */
154 WAIT_FLOPPY_CMD = 50 * HZ, /* 50s */
155 /*
156 * Some drives (for example, Seagate STT3401A Travan) require a very
157 * long timeout, because they don't return an interrupt or clear their
158 * BSY bit until after the command completes (even retension commands).
159 */
160 WAIT_TAPE_CMD = 900 * HZ, /* 900s */
161 /* minimum sleep time */
162 WAIT_MIN_SLEEP = HZ / 50, /* 20ms */
163};
1da177e4 164
79e36a9f
EO
165/*
166 * Op codes for special requests to be handled by ide_special_rq().
167 * Values should be in the range of 0x20 to 0x3f.
168 */
169#define REQ_DRIVE_RESET 0x20
92f1f8fd 170#define REQ_DEVSET_EXEC 0x21
4abdc6ee
EO
171#define REQ_PARK_HEADS 0x22
172#define REQ_UNPARK_HEADS 0x23
79e36a9f 173
1da177e4
LT
174/*
175 * hwif_chipset_t is used to keep track of the specific hardware
176 * chipset used by each IDE interface, if known.
177 */
528a572d 178enum { ide_unknown, ide_generic, ide_pci,
1da177e4
LT
179 ide_cmd640, ide_dtc2278, ide_ali14xx,
180 ide_qd65xx, ide_umc8672, ide_ht6560b,
b7876a6f 181 ide_4drives, ide_pmac, ide_acorn,
9a0e77f2 182 ide_au1xxx, ide_palm3710
528a572d
BZ
183};
184
185typedef u8 hwif_chipset_t;
1da177e4
LT
186
187/*
188 * Structure to hold all information about the location of this port
189 */
9f36d314 190struct ide_hw {
4c3032d8
BZ
191 union {
192 struct ide_io_ports io_ports;
193 unsigned long io_ports_array[IDE_NR_PORTS];
194 };
195
1da177e4 196 int irq; /* our irq number */
c56c5648 197 struct device *dev, *parent;
d6276b5f 198 unsigned long config;
9f36d314 199};
1da177e4 200
9f36d314 201static inline void ide_std_init_ports(struct ide_hw *hw,
1da177e4
LT
202 unsigned long io_addr,
203 unsigned long ctl_addr)
204{
205 unsigned int i;
206
4c3032d8
BZ
207 for (i = 0; i <= 7; i++)
208 hw->io_ports_array[i] = io_addr++;
1da177e4 209
4c3032d8 210 hw->io_ports.ctl_addr = ctl_addr;
1da177e4
LT
211}
212
c5bfc375 213#define MAX_HWIFS 10
83ae20c8 214
1da177e4
LT
215/*
216 * Now for the data we need to maintain per-drive: ide_drive_t
217 */
218
219#define ide_scsi 0x21
220#define ide_disk 0x20
221#define ide_optical 0x7
222#define ide_cdrom 0x5
223#define ide_tape 0x1
224#define ide_floppy 0x0
225
226/*
227 * Special Driver Flags
1da177e4 228 */
ca1b96e0
BZ
229enum {
230 IDE_SFLAG_SET_GEOMETRY = (1 << 0),
231 IDE_SFLAG_RECALIBRATE = (1 << 1),
232 IDE_SFLAG_SET_MULTMODE = (1 << 2),
233};
1da177e4 234
1da177e4
LT
235/*
236 * Status returned from various ide_ functions
237 */
238typedef enum {
239 ide_stopped, /* no drive operation was started */
240 ide_started, /* a drive operation was started, handler was set */
241} ide_startstop_t;
242
60f85019
SS
243enum {
244 IDE_VALID_ERROR = (1 << 1),
245 IDE_VALID_FEATURE = IDE_VALID_ERROR,
246 IDE_VALID_NSECT = (1 << 2),
247 IDE_VALID_LBAL = (1 << 3),
248 IDE_VALID_LBAM = (1 << 4),
249 IDE_VALID_LBAH = (1 << 5),
250 IDE_VALID_DEVICE = (1 << 6),
251 IDE_VALID_LBA = IDE_VALID_LBAL |
252 IDE_VALID_LBAM |
253 IDE_VALID_LBAH,
254 IDE_VALID_OUT_TF = IDE_VALID_FEATURE |
255 IDE_VALID_NSECT |
256 IDE_VALID_LBA,
257 IDE_VALID_IN_TF = IDE_VALID_NSECT |
258 IDE_VALID_LBA,
259 IDE_VALID_OUT_HOB = IDE_VALID_OUT_TF,
260 IDE_VALID_IN_HOB = IDE_VALID_ERROR |
261 IDE_VALID_NSECT |
262 IDE_VALID_LBA,
263};
264
d6ff9f64
BZ
265enum {
266 IDE_TFLAG_LBA48 = (1 << 0),
60f85019
SS
267 IDE_TFLAG_WRITE = (1 << 1),
268 IDE_TFLAG_CUSTOM_HANDLER = (1 << 2),
269 IDE_TFLAG_DMA_PIO_FALLBACK = (1 << 3),
d6ff9f64 270 /* force 16-bit I/O operations */
60f85019 271 IDE_TFLAG_IO_16BIT = (1 << 4),
22aa4b32 272 /* struct ide_cmd was allocated using kmalloc() */
60f85019
SS
273 IDE_TFLAG_DYN = (1 << 5),
274 IDE_TFLAG_FS = (1 << 6),
275 IDE_TFLAG_MULTI_PIO = (1 << 7),
665d66e8 276 IDE_TFLAG_SET_XFER = (1 << 8),
19710d25
BZ
277};
278
279enum {
280 IDE_FTFLAG_FLAGGED = (1 << 0),
281 IDE_FTFLAG_SET_IN_FLAGS = (1 << 1),
282 IDE_FTFLAG_OUT_DATA = (1 << 2),
283 IDE_FTFLAG_IN_DATA = (1 << 3),
d6ff9f64
BZ
284};
285
286struct ide_taskfile {
745483f1
SS
287 u8 data; /* 0: data byte (for TASKFILE ioctl) */
288 union { /* 1: */
289 u8 error; /* read: error */
290 u8 feature; /* write: feature */
d6ff9f64 291 };
745483f1
SS
292 u8 nsect; /* 2: number of sectors */
293 u8 lbal; /* 3: LBA low */
294 u8 lbam; /* 4: LBA mid */
295 u8 lbah; /* 5: LBA high */
296 u8 device; /* 6: device select */
297 union { /* 7: */
298 u8 status; /* read: status */
d6ff9f64
BZ
299 u8 command; /* write: command */
300 };
301};
302
22aa4b32 303struct ide_cmd {
745483f1
SS
304 struct ide_taskfile tf;
305 struct ide_taskfile hob;
60f85019
SS
306 struct {
307 struct {
308 u8 tf;
309 u8 hob;
310 } out, in;
311 } valid;
312
665d66e8 313 u16 tf_flags;
19710d25 314 u8 ftf_flags; /* for TASKFILE ioctl */
0dfb991c 315 int protocol;
b6308ee0
BZ
316
317 int sg_nents; /* number of sg entries */
318 int orig_sg_nents;
319 int sg_dma_direction; /* DMA transfer direction */
320
bf717c0a 321 unsigned int nbytes;
b6308ee0 322 unsigned int nleft;
a08915ba
BZ
323 unsigned int last_xfer_len;
324
b6308ee0
BZ
325 struct scatterlist *cursg;
326 unsigned int cursg_ofs;
327
d6ff9f64 328 struct request *rq; /* copy of request */
22aa4b32 329};
d6ff9f64 330
67c56364
BZ
331/* ATAPI packet command flags */
332enum {
333 /* set when an error is considered normal - no retry (ide-tape) */
334 PC_FLAG_ABORT = (1 << 0),
335 PC_FLAG_SUPPRESS_ERROR = (1 << 1),
336 PC_FLAG_WAIT_FOR_DSC = (1 << 2),
337 PC_FLAG_DMA_OK = (1 << 3),
338 PC_FLAG_DMA_IN_PROGRESS = (1 << 4),
339 PC_FLAG_DMA_ERROR = (1 << 5),
340 PC_FLAG_WRITING = (1 << 6),
67c56364
BZ
341};
342
4cad085e 343#define ATAPI_WAIT_PC (60 * HZ)
67c56364
BZ
344
345struct ide_atapi_pc {
346 /* actual packet bytes */
347 u8 c[12];
348 /* incremented on each retry */
349 int retries;
350 int error;
351
352 /* bytes to transfer */
353 int req_xfer;
67c56364
BZ
354
355 /* the corresponding request */
356 struct request *rq;
357
358 unsigned long flags;
359
360 /*
361 * those are more or less driver-specific and some of them are subject
362 * to change/removal later.
363 */
67c56364
BZ
364 unsigned long timeout;
365};
366
8185d5aa 367struct ide_devset;
7f3c868b 368struct ide_driver;
1da177e4 369
e3a59b4d
HR
370#ifdef CONFIG_BLK_DEV_IDEACPI
371struct ide_acpi_drive_link;
372struct ide_acpi_hwif_link;
373#endif
374
806f80a6
BZ
375struct ide_drive_s;
376
377struct ide_disk_ops {
378 int (*check)(struct ide_drive_s *, const char *);
379 int (*get_capacity)(struct ide_drive_s *);
c3e33e04 380 void (*unlock_native_capacity)(struct ide_drive_s *);
806f80a6
BZ
381 void (*setup)(struct ide_drive_s *);
382 void (*flush)(struct ide_drive_s *);
383 int (*init_media)(struct ide_drive_s *, struct gendisk *);
384 int (*set_doorlock)(struct ide_drive_s *, struct gendisk *,
385 int);
386 ide_startstop_t (*do_request)(struct ide_drive_s *, struct request *,
387 sector_t);
badf8082
AV
388 int (*ioctl)(struct ide_drive_s *, struct block_device *,
389 fmode_t, unsigned int, unsigned long);
806f80a6
BZ
390};
391
3b8ac539
BP
392/* ATAPI device flags */
393enum {
394 IDE_AFLAG_DRQ_INTERRUPT = (1 << 0),
0578042d
BZ
395
396 /* ide-cd */
3b8ac539 397 /* Drive cannot eject the disc. */
bf64741f 398 IDE_AFLAG_NO_EJECT = (1 << 1),
3b8ac539 399 /* Drive is a pre ATAPI 1.2 drive. */
bf64741f 400 IDE_AFLAG_PRE_ATAPI12 = (1 << 2),
3b8ac539 401 /* TOC addresses are in BCD. */
bf64741f 402 IDE_AFLAG_TOCADDR_AS_BCD = (1 << 3),
3b8ac539 403 /* TOC track numbers are in BCD. */
bf64741f 404 IDE_AFLAG_TOCTRACKS_AS_BCD = (1 << 4),
3b8ac539 405 /* Saved TOC information is current. */
bf64741f 406 IDE_AFLAG_TOC_VALID = (1 << 6),
3b8ac539 407 /* We think that the drive door is locked. */
bf64741f 408 IDE_AFLAG_DOOR_LOCKED = (1 << 7),
3b8ac539 409 /* SET_CD_SPEED command is unsupported. */
bf64741f
BP
410 IDE_AFLAG_NO_SPEED_SELECT = (1 << 8),
411 IDE_AFLAG_VERTOS_300_SSD = (1 << 9),
412 IDE_AFLAG_VERTOS_600_ESD = (1 << 10),
413 IDE_AFLAG_SANYO_3CD = (1 << 11),
414 IDE_AFLAG_FULL_CAPS_PAGE = (1 << 12),
415 IDE_AFLAG_PLAY_AUDIO_OK = (1 << 13),
416 IDE_AFLAG_LE_SPEED_FIELDS = (1 << 14),
3b8ac539
BP
417
418 /* ide-floppy */
3b8ac539 419 /* Avoid commands not supported in Clik drive */
bf64741f 420 IDE_AFLAG_CLIK_DRIVE = (1 << 15),
3b8ac539 421 /* Requires BH algorithm for packets */
bf64741f 422 IDE_AFLAG_ZIP_DRIVE = (1 << 16),
49cac39e 423 /* Supports format progress report */
bf64741f 424 IDE_AFLAG_SRFP = (1 << 17),
3b8ac539
BP
425
426 /* ide-tape */
bf64741f 427 IDE_AFLAG_IGNORE_DSC = (1 << 18),
3b8ac539 428 /* 0 When the tape position is unknown */
bf64741f 429 IDE_AFLAG_ADDRESS_VALID = (1 << 19),
3b8ac539 430 /* Device already opened */
bf64741f 431 IDE_AFLAG_BUSY = (1 << 20),
3b8ac539 432 /* Attempt to auto-detect the current user block size */
bf64741f 433 IDE_AFLAG_DETECT_BS = (1 << 21),
3b8ac539 434 /* Currently on a filemark */
bf64741f 435 IDE_AFLAG_FILEMARK = (1 << 22),
3b8ac539 436 /* 0 = no tape is loaded, so we don't rewind after ejecting */
bf64741f 437 IDE_AFLAG_MEDIUM_PRESENT = (1 << 23),
f20f2586 438
bf64741f 439 IDE_AFLAG_NO_AUTOCLOSE = (1 << 24),
3b8ac539
BP
440};
441
97100fc8
BZ
442/* device flags */
443enum {
444 /* restore settings after device reset */
445 IDE_DFLAG_KEEP_SETTINGS = (1 << 0),
446 /* device is using DMA for read/write */
447 IDE_DFLAG_USING_DMA = (1 << 1),
448 /* okay to unmask other IRQs */
449 IDE_DFLAG_UNMASK = (1 << 2),
450 /* don't attempt flushes */
451 IDE_DFLAG_NOFLUSH = (1 << 3),
452 /* DSC overlap */
453 IDE_DFLAG_DSC_OVERLAP = (1 << 4),
454 /* give potential excess bandwidth */
455 IDE_DFLAG_NICE1 = (1 << 5),
456 /* device is physically present */
457 IDE_DFLAG_PRESENT = (1 << 6),
075affcb
BZ
458 /* disable Host Protected Area */
459 IDE_DFLAG_NOHPA = (1 << 7),
97100fc8
BZ
460 /* id read from device (synthetic if not set) */
461 IDE_DFLAG_ID_READ = (1 << 8),
462 IDE_DFLAG_NOPROBE = (1 << 9),
463 /* need to do check_media_change() */
464 IDE_DFLAG_REMOVABLE = (1 << 10),
465 /* needed for removable devices */
466 IDE_DFLAG_ATTACH = (1 << 11),
467 IDE_DFLAG_FORCED_GEOM = (1 << 12),
468 /* disallow setting unmask bit */
469 IDE_DFLAG_NO_UNMASK = (1 << 13),
470 /* disallow enabling 32-bit I/O */
471 IDE_DFLAG_NO_IO_32BIT = (1 << 14),
472 /* for removable only: door lock/unlock works */
473 IDE_DFLAG_DOORLOCKING = (1 << 15),
474 /* disallow DMA */
475 IDE_DFLAG_NODMA = (1 << 16),
65155b37 476 /* powermanagement told us not to do anything, so sleep nicely */
97100fc8 477 IDE_DFLAG_BLOCKED = (1 << 17),
97100fc8 478 /* sleeping & sleep field valid */
5317464d
BP
479 IDE_DFLAG_SLEEPING = (1 << 18),
480 IDE_DFLAG_POST_RESET = (1 << 19),
481 IDE_DFLAG_UDMA33_WARNED = (1 << 20),
482 IDE_DFLAG_LBA48 = (1 << 21),
97100fc8 483 /* status of write cache */
5317464d 484 IDE_DFLAG_WCACHE = (1 << 22),
97100fc8 485 /* used for ignoring ATA_DF */
5317464d 486 IDE_DFLAG_NOWERR = (1 << 23),
c3922048 487 /* retrying in PIO */
5317464d
BP
488 IDE_DFLAG_DMA_PIO_RETRY = (1 << 24),
489 IDE_DFLAG_LBA = (1 << 25),
4abdc6ee 490 /* don't unload heads */
5317464d 491 IDE_DFLAG_NO_UNLOAD = (1 << 26),
4abdc6ee 492 /* heads unloaded, please don't reset port */
5317464d
BP
493 IDE_DFLAG_PARKED = (1 << 27),
494 IDE_DFLAG_MEDIA_CHANGED = (1 << 28),
da167876 495 /* write protect */
5317464d
BP
496 IDE_DFLAG_WP = (1 << 29),
497 IDE_DFLAG_FORMAT_IN_PROGRESS = (1 << 30),
734affdc 498 IDE_DFLAG_NIEN_QUIRK = (1 << 31),
97100fc8
BZ
499};
500
d7c26ebb 501struct ide_drive_s {
1da177e4
LT
502 char name[4]; /* drive name, such as "hda" */
503 char driver_req[10]; /* requests specific driver */
504
165125e1 505 struct request_queue *queue; /* request queue */
1da177e4
LT
506
507 struct request *rq; /* current request */
1da177e4 508 void *driver_data; /* extra driver data */
48fb2688 509 u16 *id; /* identification info */
7662d046 510#ifdef CONFIG_IDE_PROC_FS
1da177e4 511 struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
92f1f8fd 512 const struct ide_proc_devset *settings; /* /proc/ide/ drive settings */
7662d046 513#endif
1da177e4
LT
514 struct hwif_s *hwif; /* actually (ide_hwif_t *) */
515
806f80a6
BZ
516 const struct ide_disk_ops *disk_ops;
517
97100fc8
BZ
518 unsigned long dev_flags;
519
1da177e4 520 unsigned long sleep; /* sleep until this time */
1da177e4
LT
521 unsigned long timeout; /* max time to wait for irq */
522
ca1b96e0 523 u8 special_flags; /* special action flags */
1da177e4 524
7f612f27 525 u8 select; /* basic drive/head select reg value */
1da177e4 526 u8 retry_pio; /* retrying dma capable host in pio */
1da177e4 527 u8 waiting_for_dma; /* dma currently in progress */
0a9b6f88 528 u8 dma; /* atapi dma flag */
1da177e4 529
1da177e4 530 u8 init_speed; /* transfer rate set at boot */
1da177e4 531 u8 current_speed; /* current transfer rate set */
513daadd 532 u8 desired_speed; /* desired transfer rate set */
d2d4e780 533 u8 pio_mode; /* for ->set_pio_mode _only_ */
54a4ec46
SS
534 u8 dma_mode; /* for ->set_dma_mode _only_ */
535 u8 dn; /* now wide spread use */
1da177e4
LT
536 u8 acoustic; /* acoustic management */
537 u8 media; /* disk, cdrom, tape, floppy, ... */
1da177e4
LT
538 u8 ready_stat; /* min status value for drive ready */
539 u8 mult_count; /* current multiple sector setting */
540 u8 mult_req; /* requested multiple sector setting */
1da177e4 541 u8 io_32bit; /* 0=16-bit, 1=32-bit, 2/3=32bit+sync */
3a7d2484 542 u8 bad_wstat; /* used for ignoring ATA_DF */
1da177e4
LT
543 u8 head; /* "real" number of heads */
544 u8 sect; /* "real" sectors per track */
545 u8 bios_head; /* BIOS/fdisk/LILO number of heads */
546 u8 bios_sect; /* BIOS/fdisk/LILO sectors per track */
547
baf08f0b
BZ
548 /* delay this long before sending packet command */
549 u8 pc_delay;
550
1da177e4
LT
551 unsigned int bios_cyl; /* BIOS/fdisk/LILO number of cyls */
552 unsigned int cyl; /* "real" number of cyls */
5bfb151f 553 void *drive_data; /* used by set_pio_mode/dev_select() */
1da177e4
LT
554 unsigned int failures; /* current failure count */
555 unsigned int max_failures; /* maximum allowed failure count */
e957b60d 556 u64 probed_capacity;/* initial/native media capacity */
1da177e4
LT
557 u64 capacity64; /* total number of sectors */
558
559 int lun; /* logical unit */
560 int crc_count; /* crc counter to reduce drive speed */
b22b2ca4
BP
561
562 unsigned long debug_mask; /* debugging levels switch */
563
e3a59b4d
HR
564#ifdef CONFIG_BLK_DEV_IDEACPI
565 struct ide_acpi_drive_link *acpidata;
566#endif
1da177e4
LT
567 struct list_head list;
568 struct device gendev;
f36d4024 569 struct completion gendev_rel_comp; /* to deal with device release() */
d7c26ebb 570
2b9efba4
BZ
571 /* current packet command */
572 struct ide_atapi_pc *pc;
573
5e2040fd
BZ
574 /* last failed packet command */
575 struct ide_atapi_pc *failed_pc;
576
d7c26ebb 577 /* callback for packet commands */
03a2faae 578 int (*pc_callback)(struct ide_drive_s *, int);
3b8ac539 579
d6251d44
BP
580 ide_startstop_t (*irq_handler)(struct ide_drive_s *);
581
3b8ac539 582 unsigned long atapi_flags;
67c56364
BZ
583
584 struct ide_atapi_pc request_sense_pc;
a1df5169
BP
585
586 /* current sense rq and buffer */
587 bool sense_rq_armed;
82ed4db4 588 struct request *sense_rq;
a1df5169 589 struct request_sense sense_data;
d7c26ebb
BP
590};
591
592typedef struct ide_drive_s ide_drive_t;
1da177e4 593
5aeddf90
BP
594#define to_ide_device(dev) container_of(dev, ide_drive_t, gendev)
595
596#define to_ide_drv(obj, cont_type) \
8fed4368 597 container_of(obj, struct cont_type, dev)
5aeddf90
BP
598
599#define ide_drv_g(disk, cont_type) \
600 container_of((disk)->private_data, struct cont_type, driver)
8604affd 601
039788e1 602struct ide_port_info;
1da177e4 603
374e042c
BZ
604struct ide_tp_ops {
605 void (*exec_command)(struct hwif_s *, u8);
606 u8 (*read_status)(struct hwif_s *);
607 u8 (*read_altstatus)(struct hwif_s *);
ecf3a31d 608 void (*write_devctl)(struct hwif_s *, u8);
374e042c 609
abb596b2 610 void (*dev_select)(ide_drive_t *);
c9ff9e7b 611 void (*tf_load)(ide_drive_t *, struct ide_taskfile *, u8);
3153c26b 612 void (*tf_read)(ide_drive_t *, struct ide_taskfile *, u8);
374e042c 613
adb1af98
BZ
614 void (*input_data)(ide_drive_t *, struct ide_cmd *,
615 void *, unsigned int);
616 void (*output_data)(ide_drive_t *, struct ide_cmd *,
617 void *, unsigned int);
374e042c
BZ
618};
619
620extern const struct ide_tp_ops default_tp_ops;
621
39b986a6
BZ
622/**
623 * struct ide_port_ops - IDE port operations
624 *
625 * @init_dev: host specific initialization of a device
626 * @set_pio_mode: routine to program host for PIO mode
627 * @set_dma_mode: routine to program host for DMA mode
39b986a6
BZ
628 * @reset_poll: chipset polling based on hba specifics
629 * @pre_reset: chipset specific changes to default for device-hba resets
630 * @resetproc: routine to reset controller after a disk reset
631 * @maskproc: special host masking for drive selection
632 * @quirkproc: check host's drive quirk list
bfa7d8e5 633 * @clear_irq: clear IRQ
39b986a6
BZ
634 *
635 * @mdma_filter: filter MDMA modes
636 * @udma_filter: filter UDMA modes
637 *
638 * @cable_detect: detect cable type
639 */
ac95beed 640struct ide_port_ops {
e6d95bd1 641 void (*init_dev)(ide_drive_t *);
e085b3ca 642 void (*set_pio_mode)(struct hwif_s *, ide_drive_t *);
8776168c 643 void (*set_dma_mode)(struct hwif_s *, ide_drive_t *);
ac95beed 644 int (*reset_poll)(ide_drive_t *);
ac95beed 645 void (*pre_reset)(ide_drive_t *);
ac95beed 646 void (*resetproc)(ide_drive_t *);
ac95beed 647 void (*maskproc)(ide_drive_t *, int);
ac95beed 648 void (*quirkproc)(ide_drive_t *);
bfa7d8e5 649 void (*clear_irq)(ide_drive_t *);
f4d3ffa5 650 int (*test_irq)(struct hwif_s *);
ac95beed
BZ
651
652 u8 (*mdma_filter)(ide_drive_t *);
653 u8 (*udma_filter)(ide_drive_t *);
654
655 u8 (*cable_detect)(struct hwif_s *);
656};
657
5e37bdc0
BZ
658struct ide_dma_ops {
659 void (*dma_host_set)(struct ide_drive_s *, int);
22981694 660 int (*dma_setup)(struct ide_drive_s *, struct ide_cmd *);
5e37bdc0
BZ
661 void (*dma_start)(struct ide_drive_s *);
662 int (*dma_end)(struct ide_drive_s *);
663 int (*dma_test_irq)(struct ide_drive_s *);
664 void (*dma_lost_irq)(struct ide_drive_s *);
35c9b4da 665 /* below ones are optional */
8a4a5738 666 int (*dma_check)(struct ide_drive_s *, struct ide_cmd *);
22117d6e 667 int (*dma_timer_expiry)(struct ide_drive_s *);
35c9b4da 668 void (*dma_clear)(struct ide_drive_s *);
592b5315
SS
669 /*
670 * The following method is optional and only required to be
671 * implemented for the SFF-8038i compatible controllers.
672 */
673 u8 (*dma_sff_read_status)(struct hwif_s *);
5e37bdc0
BZ
674};
675
5880b5de
BZ
676enum {
677 IDE_PFLAG_PROBING = (1 << 0),
678};
679
08da591e
BZ
680struct ide_host;
681
1da177e4 682typedef struct hwif_s {
1da177e4 683 struct hwif_s *mate; /* other hwif from same PCI chip */
1da177e4
LT
684 struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
685
08da591e
BZ
686 struct ide_host *host;
687
1da177e4
LT
688 char name[6]; /* name of interface, eg. "ide0" */
689
4c3032d8
BZ
690 struct ide_io_ports io_ports;
691
1da177e4 692 unsigned long sata_scr[SATA_NR_PORTS];
1da177e4 693
2bd24a1c 694 ide_drive_t *devices[MAX_DRIVES + 1];
1da177e4 695
5880b5de
BZ
696 unsigned long port_flags;
697
1da177e4
LT
698 u8 major; /* our major number */
699 u8 index; /* 0 for ide0; 1 for ide1; ... */
700 u8 channel; /* for dual-port chips: 0=primary, 1=secondary */
1da177e4 701
e95d9c6b 702 u32 host_flags;
6a824c92 703
4099d143
BZ
704 u8 pio_mask;
705
1da177e4
LT
706 u8 ultra_mask;
707 u8 mwdma_mask;
708 u8 swdma_mask;
709
49521f97
BZ
710 u8 cbl; /* cable type */
711
1da177e4
LT
712 hwif_chipset_t chipset; /* sub-module for tuning.. */
713
36501650
BZ
714 struct device *dev;
715
1da177e4
LT
716 void (*rw_disk)(ide_drive_t *, struct request *);
717
374e042c 718 const struct ide_tp_ops *tp_ops;
ac95beed 719 const struct ide_port_ops *port_ops;
f37afdac 720 const struct ide_dma_ops *dma_ops;
bfa14b42 721
1da177e4
LT
722 /* dma physical region descriptor table (cpu view) */
723 unsigned int *dmatable_cpu;
724 /* dma physical region descriptor table (dma view) */
725 dma_addr_t dmatable_dma;
2bbd57ca
BZ
726
727 /* maximum number of PRD table entries */
728 int prd_max_nents;
729 /* PRD entry size in bytes */
730 int prd_ent_size;
731
1da177e4
LT
732 /* Scatter-gather list used to build the above */
733 struct scatterlist *sg_table;
734 int sg_max_nents; /* Maximum number of entries in it */
1da177e4 735
22aa4b32 736 struct ide_cmd cmd; /* current command */
d6ff9f64 737
1da177e4
LT
738 int rqsize; /* max sectors per request */
739 int irq; /* our irq number */
740
1da177e4 741 unsigned long dma_base; /* base addr for dma ports */
1da177e4 742
1da177e4
LT
743 unsigned long config_data; /* for use by chipset-specific code */
744 unsigned long select_data; /* for use by chipset-specific code */
745
020e322d
SS
746 unsigned long extra_base; /* extra addr for dma ports */
747 unsigned extra_ports; /* number of extra dma ports */
748
1da177e4 749 unsigned present : 1; /* this interface exists */
5b31f855 750 unsigned busy : 1; /* serializes devices on a port */
1da177e4 751
f74c9141
BZ
752 struct device gendev;
753 struct device *portdev;
754
f36d4024 755 struct completion gendev_rel_comp; /* To deal with device release() */
1da177e4
LT
756
757 void *hwif_data; /* extra hwif data */
758
e3a59b4d
HR
759#ifdef CONFIG_BLK_DEV_IDEACPI
760 struct ide_acpi_hwif_link *acpidata;
761#endif
b65fac32
BZ
762
763 /* IRQ handler, if active */
764 ide_startstop_t (*handler)(ide_drive_t *);
765
766 /* BOOL: polling active & poll_timeout field valid */
767 unsigned int polling : 1;
768
769 /* current drive */
770 ide_drive_t *cur_dev;
771
772 /* current request */
773 struct request *rq;
774
775 /* failsafe timer */
776 struct timer_list timer;
777 /* timeout value during long polls */
778 unsigned long poll_timeout;
779 /* queried upon timeouts */
780 int (*expiry)(ide_drive_t *);
781
782 int req_gen;
783 int req_gen_timer;
784
785 spinlock_t lock;
22fc6ecc 786} ____cacheline_internodealigned_in_smp ide_hwif_t;
1da177e4 787
a36223b0
BZ
788#define MAX_HOST_PORTS 4
789
48c3c107 790struct ide_host {
2bd24a1c 791 ide_hwif_t *ports[MAX_HOST_PORTS + 1];
48c3c107 792 unsigned int n_ports;
6cdf6eb3 793 struct device *dev[2];
e354c1d8 794
2ed0ef54 795 int (*init_chipset)(struct pci_dev *);
e354c1d8
BZ
796
797 void (*get_lock)(irq_handler_t, void *);
798 void (*release_lock)(void);
799
849d7130 800 irq_handler_t irq_handler;
e354c1d8 801
ef0b0427 802 unsigned long host_flags;
255115fb
BZ
803
804 int irq_flags;
805
6cdf6eb3 806 void *host_priv;
bd53cbcc 807 ide_hwif_t *cur_port; /* for hosts requiring serialization */
5b31f855
BZ
808
809 /* used for hosts requiring serialization */
e720b9e4 810 volatile unsigned long host_busy;
48c3c107
BZ
811};
812
5b31f855
BZ
813#define IDE_HOST_BUSY 0
814
1da177e4
LT
815/*
816 * internal ide interrupt handler type
817 */
1da177e4
LT
818typedef ide_startstop_t (ide_handler_t)(ide_drive_t *);
819typedef int (ide_expiry_t)(ide_drive_t *);
820
0eea6458 821/* used by ide-cd, ide-floppy, etc. */
adb1af98 822typedef void (xfer_func_t)(ide_drive_t *, struct ide_cmd *, void *, unsigned);
0eea6458 823
f9383c42 824extern struct mutex ide_setting_mtx;
1da177e4 825
92f1f8fd
EO
826/*
827 * configurable drive settings
828 */
829
830#define DS_SYNC (1 << 0)
831
832struct ide_devset {
833 int (*get)(ide_drive_t *);
834 int (*set)(ide_drive_t *, int);
835 unsigned int flags;
836};
837
838#define __DEVSET(_flags, _get, _set) { \
839 .flags = _flags, \
840 .get = _get, \
841 .set = _set, \
842}
7662d046 843
8185d5aa 844#define ide_devset_get(name, field) \
92f1f8fd 845static int get_##name(ide_drive_t *drive) \
8185d5aa
BZ
846{ \
847 return drive->field; \
848}
849
850#define ide_devset_set(name, field) \
92f1f8fd 851static int set_##name(ide_drive_t *drive, int arg) \
8185d5aa
BZ
852{ \
853 drive->field = arg; \
854 return 0; \
855}
856
97100fc8
BZ
857#define ide_devset_get_flag(name, flag) \
858static int get_##name(ide_drive_t *drive) \
859{ \
860 return !!(drive->dev_flags & flag); \
861}
862
863#define ide_devset_set_flag(name, flag) \
864static int set_##name(ide_drive_t *drive, int arg) \
865{ \
866 if (arg) \
867 drive->dev_flags |= flag; \
868 else \
869 drive->dev_flags &= ~flag; \
870 return 0; \
871}
872
92f1f8fd
EO
873#define __IDE_DEVSET(_name, _flags, _get, _set) \
874const struct ide_devset ide_devset_##_name = \
875 __DEVSET(_flags, _get, _set)
876
877#define IDE_DEVSET(_name, _flags, _get, _set) \
878static __IDE_DEVSET(_name, _flags, _get, _set)
879
880#define ide_devset_rw(_name, _func) \
881IDE_DEVSET(_name, 0, get_##_func, set_##_func)
882
883#define ide_devset_w(_name, _func) \
884IDE_DEVSET(_name, 0, NULL, set_##_func)
885
f8790489
BZ
886#define ide_ext_devset_rw(_name, _func) \
887__IDE_DEVSET(_name, 0, get_##_func, set_##_func)
888
889#define ide_ext_devset_rw_sync(_name, _func) \
890__IDE_DEVSET(_name, DS_SYNC, get_##_func, set_##_func)
92f1f8fd
EO
891
892#define ide_decl_devset(_name) \
893extern const struct ide_devset ide_devset_##_name
894
895ide_decl_devset(io_32bit);
896ide_decl_devset(keepsettings);
897ide_decl_devset(pio_mode);
898ide_decl_devset(unmaskirq);
899ide_decl_devset(using_dma);
900
7662d046 901#ifdef CONFIG_IDE_PROC_FS
1da177e4 902/*
92f1f8fd 903 * /proc/ide interface
1da177e4
LT
904 */
905
92f1f8fd
EO
906#define ide_devset_rw_field(_name, _field) \
907ide_devset_get(_name, _field); \
908ide_devset_set(_name, _field); \
909IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name)
910
97100fc8
BZ
911#define ide_devset_rw_flag(_name, _field) \
912ide_devset_get_flag(_name, _field); \
913ide_devset_set_flag(_name, _field); \
914IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name)
915
92f1f8fd
EO
916struct ide_proc_devset {
917 const char *name;
918 const struct ide_devset *setting;
919 int min, max;
920 int (*mulf)(ide_drive_t *);
921 int (*divf)(ide_drive_t *);
8185d5aa
BZ
922};
923
92f1f8fd
EO
924#define __IDE_PROC_DEVSET(_name, _min, _max, _mulf, _divf) { \
925 .name = __stringify(_name), \
926 .setting = &ide_devset_##_name, \
927 .min = _min, \
928 .max = _max, \
929 .mulf = _mulf, \
930 .divf = _divf, \
8185d5aa
BZ
931}
932
92f1f8fd
EO
933#define IDE_PROC_DEVSET(_name, _min, _max) \
934__IDE_PROC_DEVSET(_name, _min, _max, NULL, NULL)
8185d5aa 935
1da177e4
LT
936typedef struct {
937 const char *name;
d161a13f 938 umode_t mode;
6d703a81 939 const struct file_operations *proc_fops;
1da177e4
LT
940} ide_proc_entry_t;
941
ecfd80e4
BZ
942void proc_ide_create(void);
943void proc_ide_destroy(void);
5cbf79cd 944void ide_proc_register_port(ide_hwif_t *);
d9270a3f 945void ide_proc_port_register_devices(ide_hwif_t *);
5b0c4b30 946void ide_proc_unregister_device(ide_drive_t *);
5cbf79cd 947void ide_proc_unregister_port(ide_hwif_t *);
7f3c868b
BZ
948void ide_proc_register_driver(ide_drive_t *, struct ide_driver *);
949void ide_proc_unregister_driver(ide_drive_t *, struct ide_driver *);
7662d046 950
6d703a81
AD
951extern const struct file_operations ide_capacity_proc_fops;
952extern const struct file_operations ide_geometry_proc_fops;
1da177e4 953#else
ecfd80e4
BZ
954static inline void proc_ide_create(void) { ; }
955static inline void proc_ide_destroy(void) { ; }
5cbf79cd 956static inline void ide_proc_register_port(ide_hwif_t *hwif) { ; }
d9270a3f 957static inline void ide_proc_port_register_devices(ide_hwif_t *hwif) { ; }
5b0c4b30 958static inline void ide_proc_unregister_device(ide_drive_t *drive) { ; }
5cbf79cd 959static inline void ide_proc_unregister_port(ide_hwif_t *hwif) { ; }
7f3c868b
BZ
960static inline void ide_proc_register_driver(ide_drive_t *drive,
961 struct ide_driver *driver) { ; }
962static inline void ide_proc_unregister_driver(ide_drive_t *drive,
963 struct ide_driver *driver) { ; }
1da177e4
LT
964#endif
965
e1c7c464
BP
966enum {
967 /* enter/exit functions */
968 IDE_DBG_FUNC = (1 << 0),
969 /* sense key/asc handling */
970 IDE_DBG_SENSE = (1 << 1),
971 /* packet commands handling */
972 IDE_DBG_PC = (1 << 2),
973 /* request handling */
974 IDE_DBG_RQ = (1 << 3),
975 /* driver probing/setup */
976 IDE_DBG_PROBE = (1 << 4),
977};
978
979/* DRV_NAME has to be defined in the driver before using the macro below */
088b1b88
BP
980#define __ide_debug_log(lvl, fmt, args...) \
981{ \
982 if (unlikely(drive->debug_mask & lvl)) \
983 printk(KERN_INFO DRV_NAME ": %s: " fmt "\n", \
984 __func__, ## args); \
e1c7c464
BP
985}
986
1da177e4 987/*
0d346ba0 988 * Power Management state machine (rq->pm->pm_step).
1da177e4 989 *
0d346ba0 990 * For each step, the core calls ide_start_power_step() first.
1da177e4
LT
991 * This can return:
992 * - ide_stopped : In this case, the core calls us back again unless
993 * step have been set to ide_power_state_completed.
994 * - ide_started : In this case, the channel is left busy until an
995 * async event (interrupt) occurs.
0d346ba0 996 * Typically, ide_start_power_step() will issue a taskfile request with
1da177e4
LT
997 * do_rw_taskfile().
998 *
0d346ba0 999 * Upon reception of the interrupt, the core will call ide_complete_power_step()
1da177e4
LT
1000 * with the error code if any. This routine should update the step value
1001 * and return. It should not start a new request. The core will call
0d346ba0
BZ
1002 * ide_start_power_step() for the new step value, unless step have been
1003 * set to IDE_PM_COMPLETED.
1da177e4 1004 */
1da177e4 1005enum {
0d346ba0
BZ
1006 IDE_PM_START_SUSPEND,
1007 IDE_PM_FLUSH_CACHE = IDE_PM_START_SUSPEND,
1008 IDE_PM_STANDBY,
1009
1010 IDE_PM_START_RESUME,
1011 IDE_PM_RESTORE_PIO = IDE_PM_START_RESUME,
1012 IDE_PM_IDLE,
1013 IDE_PM_RESTORE_DMA,
1014
1015 IDE_PM_COMPLETED,
1da177e4
LT
1016};
1017
e2984c62
BZ
1018int generic_ide_suspend(struct device *, pm_message_t);
1019int generic_ide_resume(struct device *);
1020
1021void ide_complete_power_step(ide_drive_t *, struct request *);
1022ide_startstop_t ide_start_power_step(ide_drive_t *, struct request *);
3616b653 1023void ide_complete_pm_rq(ide_drive_t *, struct request *);
e2984c62
BZ
1024void ide_check_pm_state(ide_drive_t *, struct request *);
1025
1da177e4
LT
1026/*
1027 * Subdrivers support.
4ef3b8f4
LR
1028 *
1029 * The gendriver.owner field should be set to the module owner of this driver.
1030 * The gendriver.name field should be set to the name of this driver
1da177e4 1031 */
7f3c868b 1032struct ide_driver {
1da177e4 1033 const char *version;
1da177e4 1034 ide_startstop_t (*do_request)(ide_drive_t *, struct request *, sector_t);
1da177e4 1035 struct device_driver gen_driver;
4031bbe4
RK
1036 int (*probe)(ide_drive_t *);
1037 void (*remove)(ide_drive_t *);
0d2157f7 1038 void (*resume)(ide_drive_t *);
4031bbe4 1039 void (*shutdown)(ide_drive_t *);
7662d046 1040#ifdef CONFIG_IDE_PROC_FS
79cb3803
BZ
1041 ide_proc_entry_t * (*proc_entries)(ide_drive_t *);
1042 const struct ide_proc_devset * (*proc_devsets)(ide_drive_t *);
7662d046
BZ
1043#endif
1044};
1da177e4 1045
7f3c868b 1046#define to_ide_driver(drv) container_of(drv, struct ide_driver, gen_driver)
4031bbe4 1047
08da591e
BZ
1048int ide_device_get(ide_drive_t *);
1049void ide_device_put(ide_drive_t *);
1050
aa768773
BZ
1051struct ide_ioctl_devset {
1052 unsigned int get_ioctl;
1053 unsigned int set_ioctl;
92f1f8fd 1054 const struct ide_devset *setting;
aa768773
BZ
1055};
1056
1057int ide_setting_ioctl(ide_drive_t *, struct block_device *, unsigned int,
1058 unsigned long, const struct ide_ioctl_devset *);
1059
1bddd9e6 1060int generic_ide_ioctl(ide_drive_t *, struct block_device *, unsigned, unsigned long);
1da177e4 1061
ebae41a5
BZ
1062extern int ide_vlb_clk;
1063extern int ide_pci_clk;
1064
1caf236d 1065int ide_end_rq(ide_drive_t *, struct request *, int, unsigned int);
327fa1c2
BZ
1066void ide_kill_rq(ide_drive_t *, struct request *);
1067
60c0cd02
BZ
1068void __ide_set_handler(ide_drive_t *, ide_handler_t *, unsigned int);
1069void ide_set_handler(ide_drive_t *, ide_handler_t *, unsigned int);
1da177e4 1070
35b5d0be
BZ
1071void ide_execute_command(ide_drive_t *, struct ide_cmd *, ide_handler_t *,
1072 unsigned int);
1fc14258 1073
9f87abe8
BZ
1074void ide_pad_transfer(ide_drive_t *, int, int);
1075
9892ec54 1076ide_startstop_t ide_error(ide_drive_t *, const char *, u8);
1da177e4 1077
4dde4492 1078void ide_fix_driveid(u16 *);
01745112 1079
1da177e4
LT
1080extern void ide_fixstring(u8 *, const int, const int);
1081
28ee9bc5 1082int ide_busy_sleep(ide_drive_t *, unsigned long, int);
b163f46d 1083
fa56d4cb 1084int __ide_wait_stat(ide_drive_t *, u8, u8, unsigned long, u8 *);
74af21cf 1085int ide_wait_stat(ide_startstop_t *, ide_drive_t *, u8, u8, unsigned long);
1da177e4 1086
c4e66c36 1087ide_startstop_t ide_do_park_unpark(ide_drive_t *, struct request *);
11938c92 1088ide_startstop_t ide_do_devset(ide_drive_t *, struct request *);
c4e66c36 1089
1da177e4
LT
1090extern ide_startstop_t ide_do_reset (ide_drive_t *);
1091
92f1f8fd
EO
1092extern int ide_devset_execute(ide_drive_t *drive,
1093 const struct ide_devset *setting, int arg);
1094
22aa4b32 1095void ide_complete_cmd(ide_drive_t *, struct ide_cmd *, u8, u8);
f974b196 1096int ide_complete_rq(ide_drive_t *, int, unsigned int);
1da177e4 1097
3153c26b 1098void ide_tf_readback(ide_drive_t *drive, struct ide_cmd *cmd);
745483f1 1099void ide_tf_dump(const char *, struct ide_cmd *);
1da177e4 1100
374e042c
BZ
1101void ide_exec_command(ide_hwif_t *, u8);
1102u8 ide_read_status(ide_hwif_t *);
1103u8 ide_read_altstatus(ide_hwif_t *);
ecf3a31d 1104void ide_write_devctl(ide_hwif_t *, u8);
374e042c 1105
abb596b2 1106void ide_dev_select(ide_drive_t *);
c9ff9e7b 1107void ide_tf_load(ide_drive_t *, struct ide_taskfile *, u8);
3153c26b 1108void ide_tf_read(ide_drive_t *, struct ide_taskfile *, u8);
374e042c 1109
adb1af98
BZ
1110void ide_input_data(ide_drive_t *, struct ide_cmd *, void *, unsigned int);
1111void ide_output_data(ide_drive_t *, struct ide_cmd *, void *, unsigned int);
374e042c 1112
ed4af48f 1113void SELECT_MASK(ide_drive_t *, int);
1da177e4 1114
92eb4380 1115u8 ide_read_error(ide_drive_t *);
1823649b 1116void ide_read_bcount_and_ireason(ide_drive_t *, u16 *, u8 *);
92eb4380 1117
103f7033
BP
1118int ide_check_ireason(ide_drive_t *, struct request *, int, int, int);
1119
51509eec
BZ
1120int ide_check_atapi_device(ide_drive_t *, const char *);
1121
7bf7420a
BZ
1122void ide_init_pc(struct ide_atapi_pc *);
1123
4abdc6ee
EO
1124/* Disk head parking */
1125extern wait_queue_head_t ide_park_wq;
1126ssize_t ide_park_show(struct device *dev, struct device_attribute *attr,
1127 char *buf);
1128ssize_t ide_park_store(struct device *dev, struct device_attribute *attr,
1129 const char *buf, size_t len);
1130
7645c151
BZ
1131/*
1132 * Special requests for ide-tape block device strategy routine.
1133 *
1134 * In order to service a character device command, we add special requests to
1135 * the tail of our block device request queue and wait for their completion.
1136 */
1137enum {
1138 REQ_IDETAPE_PC1 = (1 << 0), /* packet command (first stage) */
1139 REQ_IDETAPE_PC2 = (1 << 1), /* packet command (second stage) */
1140 REQ_IDETAPE_READ = (1 << 2),
1141 REQ_IDETAPE_WRITE = (1 << 3),
1142};
1143
5a0e43b5 1144int ide_queue_pc_tail(ide_drive_t *, struct gendisk *, struct ide_atapi_pc *,
b13345f3 1145 void *, unsigned int);
7645c151 1146
de699ad5 1147int ide_do_test_unit_ready(ide_drive_t *, struct gendisk *);
0c8a6c7a 1148int ide_do_start_stop(ide_drive_t *, struct gendisk *, int);
0578042d 1149int ide_set_media_lock(ide_drive_t *, struct gendisk *, int);
6b0da28b 1150void ide_create_request_sense_cmd(ide_drive_t *, struct ide_atapi_pc *);
6b544fcc 1151void ide_retry_pc(ide_drive_t *drive);
0578042d 1152
a1df5169 1153void ide_prep_sense(ide_drive_t *drive, struct request *rq);
5c4be572 1154int ide_queue_sense_rq(ide_drive_t *drive, void *special);
a1df5169 1155
4cad085e 1156int ide_cd_expiry(ide_drive_t *);
844b9468 1157
392de1d5
BP
1158int ide_cd_get_xferlen(struct request *);
1159
b788ee9c 1160ide_startstop_t ide_issue_pc(ide_drive_t *, struct ide_cmd *);
594c16d8 1161
22aa4b32 1162ide_startstop_t do_rw_taskfile(ide_drive_t *, struct ide_cmd *);
1da177e4 1163
a08915ba
BZ
1164void ide_pio_bytes(ide_drive_t *, struct ide_cmd *, unsigned int, unsigned int);
1165
adb1af98 1166void ide_finish_cmd(ide_drive_t *, struct ide_cmd *, u8);
4d7a984b 1167
22aa4b32
BZ
1168int ide_raw_taskfile(ide_drive_t *, struct ide_cmd *, u8 *, u16);
1169int ide_no_data_taskfile(ide_drive_t *, struct ide_cmd *);
9a3c49be 1170
22aa4b32 1171int ide_taskfile_ioctl(ide_drive_t *, unsigned long);
1da177e4 1172
fa56d4cb 1173int ide_dev_read_id(ide_drive_t *, u8, u16 *, int);
2ebe1d9e 1174
1da177e4 1175extern int ide_driveid_update(ide_drive_t *);
1da177e4
LT
1176extern int ide_config_drive_speed(ide_drive_t *, u8);
1177extern u8 eighty_ninty_three (ide_drive_t *);
1da177e4
LT
1178extern int taskfile_lib_get_identify(ide_drive_t *drive, u8 *);
1179
1180extern int ide_wait_not_busy(ide_hwif_t *hwif, unsigned long timeout);
1181
1da177e4
LT
1182extern void ide_stall_queue(ide_drive_t *drive, unsigned long timeout);
1183
1da177e4 1184extern void ide_timer_expiry(unsigned long);
7d12e780 1185extern irqreturn_t ide_intr(int irq, void *dev_id);
165125e1 1186extern void do_ide_request(struct request_queue *);
6072f749 1187extern void ide_requeue_and_plug(ide_drive_t *drive, struct request *rq);
1da177e4
LT
1188
1189void ide_init_disk(struct gendisk *, ide_drive_t *);
1190
6d208b39 1191#ifdef CONFIG_IDEPCI_PCIBUS_ORDER
725522b5
GKH
1192extern int __ide_pci_register_driver(struct pci_driver *driver, struct module *owner, const char *mod_name);
1193#define ide_pci_register_driver(d) __ide_pci_register_driver(d, THIS_MODULE, KBUILD_MODNAME)
6d208b39
BZ
1194#else
1195#define ide_pci_register_driver(d) pci_register_driver(d)
1196#endif
1197
6636487e
BZ
1198static inline int ide_pci_is_in_compatibility_mode(struct pci_dev *dev)
1199{
1200 if ((dev->class >> 8) == PCI_CLASS_STORAGE_IDE && (dev->class & 5) != 5)
1201 return 1;
1202 return 0;
1203}
1204
86ccf37c 1205void ide_pci_setup_ports(struct pci_dev *, const struct ide_port_info *,
9f36d314 1206 struct ide_hw *, struct ide_hw **);
85620436 1207void ide_setup_pci_noise(struct pci_dev *, const struct ide_port_info *);
1da177e4 1208
8e882ba1 1209#ifdef CONFIG_BLK_DEV_IDEDMA_PCI
b123f56e
BZ
1210int ide_pci_set_master(struct pci_dev *, const char *);
1211unsigned long ide_pci_dma_base(ide_hwif_t *, const struct ide_port_info *);
ebb00fb5 1212int ide_pci_check_simplex(ide_hwif_t *, const struct ide_port_info *);
b123f56e 1213int ide_hwif_setup_dma(ide_hwif_t *, const struct ide_port_info *);
c413b9b9 1214#else
b123f56e
BZ
1215static inline int ide_hwif_setup_dma(ide_hwif_t *hwif,
1216 const struct ide_port_info *d)
1217{
1218 return -EINVAL;
1219}
c413b9b9
BZ
1220#endif
1221
c0ae5023 1222struct ide_pci_enablebit {
1da177e4
LT
1223 u8 reg; /* byte pci reg holding the enable-bit */
1224 u8 mask; /* mask to isolate the enable-bit */
1225 u8 val; /* value of masked reg when "enabled" */
c0ae5023 1226};
1da177e4
LT
1227
1228enum {
1229 /* Uses ISA control ports not PCI ones. */
a5d8c5c8 1230 IDE_HFLAG_ISA_PORTS = (1 << 0),
6a824c92 1231 /* single port device */
a5d8c5c8 1232 IDE_HFLAG_SINGLE = (1 << 1),
6a824c92
BZ
1233 /* don't use legacy PIO blacklist */
1234 IDE_HFLAG_PIO_NO_BLACKLIST = (1 << 2),
e277f91f
BZ
1235 /* set for the second port of QD65xx */
1236 IDE_HFLAG_QD_2ND_PORT = (1 << 3),
26bcb879
BZ
1237 /* use PIO8/9 for prefetch off/on */
1238 IDE_HFLAG_ABUSE_PREFETCH = (1 << 4),
1239 /* use PIO6/7 for fast-devsel off/on */
1240 IDE_HFLAG_ABUSE_FAST_DEVSEL = (1 << 5),
1241 /* use 100-102 and 200-202 PIO values to set DMA modes */
1242 IDE_HFLAG_ABUSE_DMA_MODES = (1 << 6),
aedea591
BZ
1243 /*
1244 * keep DMA setting when programming PIO mode, may be used only
1245 * for hosts which have separate PIO and DMA timings (ie. PMAC)
1246 */
1247 IDE_HFLAG_SET_PIO_MODE_KEEP_DMA = (1 << 7),
88b2b32b
BZ
1248 /* program host for the transfer mode after programming device */
1249 IDE_HFLAG_POST_SET_MODE = (1 << 8),
1250 /* don't program host/device for the transfer mode ("smart" hosts) */
1251 IDE_HFLAG_NO_SET_MODE = (1 << 9),
0ae2e178
BZ
1252 /* trust BIOS for programming chipset/device for DMA */
1253 IDE_HFLAG_TRUST_BIOS_FOR_DMA = (1 << 10),
cafa027b
BZ
1254 /* host is CS5510/CS5520 */
1255 IDE_HFLAG_CS5520 = (1 << 11),
33c1002e
BZ
1256 /* ATAPI DMA is unsupported */
1257 IDE_HFLAG_NO_ATAPI_DMA = (1 << 12),
5e71d9c5
BZ
1258 /* set if host is a "non-bootable" controller */
1259 IDE_HFLAG_NON_BOOTABLE = (1 << 13),
47b68788
BZ
1260 /* host doesn't support DMA */
1261 IDE_HFLAG_NO_DMA = (1 << 14),
1262 /* check if host is PCI IDE device before allowing DMA */
1263 IDE_HFLAG_NO_AUTODMA = (1 << 15),
c5dd43ec
BZ
1264 /* host uses MMIO */
1265 IDE_HFLAG_MMIO = (1 << 16),
238e4f14
BZ
1266 /* no LBA48 */
1267 IDE_HFLAG_NO_LBA48 = (1 << 17),
1268 /* no LBA48 DMA */
1269 IDE_HFLAG_NO_LBA48_DMA = (1 << 18),
ed67b923
BZ
1270 /* data FIFO is cleared by an error */
1271 IDE_HFLAG_ERROR_STOPS_FIFO = (1 << 19),
1c51361a
BZ
1272 /* serialize ports */
1273 IDE_HFLAG_SERIALIZE = (1 << 20),
2787cb8a
BZ
1274 /* host is DTC2278 */
1275 IDE_HFLAG_DTC2278 = (1 << 21),
c094ea07
BZ
1276 /* 4 devices on a single set of I/O ports */
1277 IDE_HFLAG_4DRIVES = (1 << 22),
1f66019b
BZ
1278 /* host is TRM290 */
1279 IDE_HFLAG_TRM290 = (1 << 23),
caea7602
BZ
1280 /* use 32-bit I/O ops */
1281 IDE_HFLAG_IO_32BIT = (1 << 24),
1282 /* unmask IRQs */
1283 IDE_HFLAG_UNMASK_IRQS = (1 << 25),
6636487e 1284 IDE_HFLAG_BROKEN_ALTSTATUS = (1 << 26),
1fd18905
BZ
1285 /* serialize ports if DMA is possible (for sl82c105) */
1286 IDE_HFLAG_SERIALIZE_DMA = (1 << 27),
8ac2b42a
BZ
1287 /* force host out of "simplex" mode */
1288 IDE_HFLAG_CLEAR_SIMPLEX = (1 << 28),
4166c199
BZ
1289 /* DSC overlap is unsupported */
1290 IDE_HFLAG_NO_DSC = (1 << 29),
807b90d0
BZ
1291 /* never use 32-bit I/O ops */
1292 IDE_HFLAG_NO_IO_32BIT = (1 << 30),
1293 /* never unmask IRQs */
1294 IDE_HFLAG_NO_UNMASK_IRQS = (1 << 31),
1da177e4
LT
1295};
1296
7cab14a7 1297#ifdef CONFIG_BLK_DEV_OFFBOARD
7cab14a7 1298# define IDE_HFLAG_OFF_BOARD 0
5e71d9c5
BZ
1299#else
1300# define IDE_HFLAG_OFF_BOARD IDE_HFLAG_NON_BOOTABLE
7cab14a7
BZ
1301#endif
1302
039788e1 1303struct ide_port_info {
1da177e4 1304 char *name;
e354c1d8 1305
2ed0ef54 1306 int (*init_chipset)(struct pci_dev *);
e354c1d8
BZ
1307
1308 void (*get_lock)(irq_handler_t, void *);
1309 void (*release_lock)(void);
1310
1da177e4
LT
1311 void (*init_iops)(ide_hwif_t *);
1312 void (*init_hwif)(ide_hwif_t *);
b123f56e
BZ
1313 int (*init_dma)(ide_hwif_t *,
1314 const struct ide_port_info *);
ac95beed 1315
374e042c 1316 const struct ide_tp_ops *tp_ops;
ac95beed 1317 const struct ide_port_ops *port_ops;
f37afdac 1318 const struct ide_dma_ops *dma_ops;
ac95beed 1319
c0ae5023
BZ
1320 struct ide_pci_enablebit enablebits[2];
1321
528a572d 1322 hwif_chipset_t chipset;
6b492496
BZ
1323
1324 u16 max_sectors; /* if < than the default one */
1325
9ffcf364 1326 u32 host_flags;
255115fb
BZ
1327
1328 int irq_flags;
1329
4099d143 1330 u8 pio_mask;
5f8b6c34
BZ
1331 u8 swdma_mask;
1332 u8 mwdma_mask;
18137207 1333 u8 udma_mask;
039788e1 1334};
1da177e4 1335
a7928c15
CH
1336/*
1337 * State information carried for REQ_TYPE_ATA_PM_SUSPEND and REQ_TYPE_ATA_PM_RESUME
1338 * requests.
1339 */
1340struct ide_pm_state {
1341 /* PM state machine step value, currently driver specific */
1342 int pm_step;
1343 /* requested PM state value (S1, S2, S3, S4, ...) */
1344 u32 pm_state;
1345 void* data; /* for driver use */
1346};
1347
1348
6cdf6eb3
BZ
1349int ide_pci_init_one(struct pci_dev *, const struct ide_port_info *, void *);
1350int ide_pci_init_two(struct pci_dev *, struct pci_dev *,
1351 const struct ide_port_info *, void *);
ef0b0427 1352void ide_pci_remove(struct pci_dev *);
1da177e4 1353
feb22b7f
BZ
1354#ifdef CONFIG_PM
1355int ide_pci_suspend(struct pci_dev *, pm_message_t);
1356int ide_pci_resume(struct pci_dev *);
1357#else
1358#define ide_pci_suspend NULL
1359#define ide_pci_resume NULL
1360#endif
1361
22981694 1362void ide_map_sg(ide_drive_t *, struct ide_cmd *);
bf717c0a 1363void ide_init_sg_cmd(struct ide_cmd *, unsigned int);
1da177e4
LT
1364
1365#define BAD_DMA_DRIVE 0
1366#define GOOD_DMA_DRIVE 1
1367
65e5f2e3
JC
1368struct drive_list_entry {
1369 const char *id_model;
1370 const char *id_firmware;
1371};
1372
4dde4492 1373int ide_in_drive_list(u16 *, const struct drive_list_entry *);
a5b7e70d
BZ
1374
1375#ifdef CONFIG_BLK_DEV_IDEDMA
2dbe7e91 1376int ide_dma_good_drive(ide_drive_t *);
1da177e4 1377int __ide_dma_bad_drive(ide_drive_t *);
7670df73
BZ
1378
1379u8 ide_find_dma_mode(ide_drive_t *, u8);
1380
1381static inline u8 ide_max_dma_mode(ide_drive_t *drive)
1382{
1383 return ide_find_dma_mode(drive, XFER_UDMA_6);
1384}
1385
4a546e04 1386void ide_dma_off_quietly(ide_drive_t *);
7469aaf6 1387void ide_dma_off(ide_drive_t *);
4a546e04 1388void ide_dma_on(ide_drive_t *);
3608b5d7 1389int ide_set_dma(ide_drive_t *);
578cfa0d 1390void ide_check_dma_crc(ide_drive_t *);
1da177e4
LT
1391ide_startstop_t ide_dma_intr(ide_drive_t *);
1392
2bbd57ca
BZ
1393int ide_allocate_dma_engine(ide_hwif_t *);
1394void ide_release_dma_engine(ide_hwif_t *);
1395
5ae5412d 1396int ide_dma_prepare(ide_drive_t *, struct ide_cmd *);
f094d4d8 1397void ide_dma_unmap_sg(ide_drive_t *, struct ide_cmd *);
062f9f02 1398
8e882ba1 1399#ifdef CONFIG_BLK_DEV_IDEDMA_SFF
2dbe7e91 1400int config_drive_for_dma(ide_drive_t *);
22981694 1401int ide_build_dmatable(ide_drive_t *, struct ide_cmd *);
15ce926a 1402void ide_dma_host_set(ide_drive_t *, int);
22981694 1403int ide_dma_setup(ide_drive_t *, struct ide_cmd *);
1da177e4 1404extern void ide_dma_start(ide_drive_t *);
653bcf52 1405int ide_dma_end(ide_drive_t *);
f37afdac 1406int ide_dma_test_irq(ide_drive_t *);
22117d6e 1407int ide_dma_sff_timer_expiry(ide_drive_t *);
592b5315 1408u8 ide_dma_sff_read_status(ide_hwif_t *);
71fc9fcc 1409extern const struct ide_dma_ops sff_dma_ops;
2dbe7e91
BZ
1410#else
1411static inline int config_drive_for_dma(ide_drive_t *drive) { return 0; }
8e882ba1 1412#endif /* CONFIG_BLK_DEV_IDEDMA_SFF */
1da177e4 1413
de23ec9c 1414void ide_dma_lost_irq(ide_drive_t *);
65ca5377 1415ide_startstop_t ide_dma_timeout_retry(ide_drive_t *, int);
de23ec9c 1416
1da177e4 1417#else
7670df73 1418static inline u8 ide_find_dma_mode(ide_drive_t *drive, u8 speed) { return 0; }
2d5eaa6d 1419static inline u8 ide_max_dma_mode(ide_drive_t *drive) { return 0; }
4a546e04 1420static inline void ide_dma_off_quietly(ide_drive_t *drive) { ; }
7469aaf6 1421static inline void ide_dma_off(ide_drive_t *drive) { ; }
4a546e04 1422static inline void ide_dma_on(ide_drive_t *drive) { ; }
1da177e4 1423static inline void ide_dma_verbose(ide_drive_t *drive) { ; }
3608b5d7 1424static inline int ide_set_dma(ide_drive_t *drive) { return 1; }
578cfa0d 1425static inline void ide_check_dma_crc(ide_drive_t *drive) { ; }
22117d6e 1426static inline ide_startstop_t ide_dma_intr(ide_drive_t *drive) { return ide_stopped; }
65ca5377 1427static inline ide_startstop_t ide_dma_timeout_retry(ide_drive_t *drive, int error) { return ide_stopped; }
0d1bad21 1428static inline void ide_release_dma_engine(ide_hwif_t *hwif) { ; }
5ae5412d
BZ
1429static inline int ide_dma_prepare(ide_drive_t *drive,
1430 struct ide_cmd *cmd) { return 1; }
f094d4d8
BZ
1431static inline void ide_dma_unmap_sg(ide_drive_t *drive,
1432 struct ide_cmd *cmd) { ; }
2bbd57ca 1433#endif /* CONFIG_BLK_DEV_IDEDMA */
1da177e4 1434
e3a59b4d 1435#ifdef CONFIG_BLK_DEV_IDEACPI
8b803bd1 1436int ide_acpi_init(void);
2bf427b2 1437bool ide_port_acpi(ide_hwif_t *hwif);
e3a59b4d
HR
1438extern int ide_acpi_exec_tfs(ide_drive_t *drive);
1439extern void ide_acpi_get_timing(ide_hwif_t *hwif);
1440extern void ide_acpi_push_timing(ide_hwif_t *hwif);
8b803bd1 1441void ide_acpi_init_port(ide_hwif_t *);
eafd88a3 1442void ide_acpi_port_init_devices(ide_hwif_t *);
5e32132b 1443extern void ide_acpi_set_state(ide_hwif_t *hwif, int on);
e3a59b4d 1444#else
8b803bd1 1445static inline int ide_acpi_init(void) { return 0; }
2bf427b2 1446static inline bool ide_port_acpi(ide_hwif_t *hwif) { return 0; }
e3a59b4d
HR
1447static inline int ide_acpi_exec_tfs(ide_drive_t *drive) { return 0; }
1448static inline void ide_acpi_get_timing(ide_hwif_t *hwif) { ; }
1449static inline void ide_acpi_push_timing(ide_hwif_t *hwif) { ; }
8b803bd1 1450static inline void ide_acpi_init_port(ide_hwif_t *hwif) { ; }
eafd88a3 1451static inline void ide_acpi_port_init_devices(ide_hwif_t *hwif) { ; }
5e32132b 1452static inline void ide_acpi_set_state(ide_hwif_t *hwif, int on) {}
e3a59b4d
HR
1453#endif
1454
1da177e4
LT
1455void ide_register_region(struct gendisk *);
1456void ide_unregister_region(struct gendisk *);
1457
8bc1e5aa 1458void ide_check_nien_quirk_list(ide_drive_t *);
f01393e4 1459void ide_undecoded_slave(ide_drive_t *);
1da177e4 1460
9fd91d95 1461void ide_port_apply_params(ide_hwif_t *);
ebdab07d 1462int ide_sysfs_register_port(ide_hwif_t *);
9fd91d95 1463
9f36d314 1464struct ide_host *ide_host_alloc(const struct ide_port_info *, struct ide_hw **,
dca39830 1465 unsigned int);
8a69580e 1466void ide_host_free(struct ide_host *);
48c3c107 1467int ide_host_register(struct ide_host *, const struct ide_port_info *,
9f36d314
BZ
1468 struct ide_hw **);
1469int ide_host_add(const struct ide_port_info *, struct ide_hw **, unsigned int,
6f904d01 1470 struct ide_host **);
48c3c107 1471void ide_host_remove(struct ide_host *);
0bfeee7d 1472int ide_legacy_device_add(const struct ide_port_info *, unsigned long);
2dde7861
BZ
1473void ide_port_unregister_devices(ide_hwif_t *);
1474void ide_port_scan(ide_hwif_t *);
1da177e4
LT
1475
1476static inline void *ide_get_hwifdata (ide_hwif_t * hwif)
1477{
1478 return hwif->hwif_data;
1479}
1480
1481static inline void ide_set_hwifdata (ide_hwif_t * hwif, void *data)
1482{
1483 hwif->hwif_data = data;
1484}
1485
1da177e4 1486extern void ide_toggle_bounce(ide_drive_t *drive, int on);
1da177e4 1487
745483f1 1488u64 ide_get_lba_addr(struct ide_cmd *, int);
1da177e4
LT
1489u8 ide_dump_status(ide_drive_t *, const char *, u8);
1490
3be53f3f
BZ
1491struct ide_timing {
1492 u8 mode;
1493 u8 setup; /* t1 */
1494 u16 act8b; /* t2 for 8-bit io */
1495 u16 rec8b; /* t2i for 8-bit io */
1496 u16 cyc8b; /* t0 for 8-bit io */
1497 u16 active; /* t2 or tD */
1498 u16 recover; /* t2i or tK */
1499 u16 cycle; /* t0 */
1500 u16 udma; /* t2CYCTYP/2 */
1501};
1502
1503enum {
1504 IDE_TIMING_SETUP = (1 << 0),
1505 IDE_TIMING_ACT8B = (1 << 1),
1506 IDE_TIMING_REC8B = (1 << 2),
1507 IDE_TIMING_CYC8B = (1 << 3),
1508 IDE_TIMING_8BIT = IDE_TIMING_ACT8B | IDE_TIMING_REC8B |
1509 IDE_TIMING_CYC8B,
1510 IDE_TIMING_ACTIVE = (1 << 4),
1511 IDE_TIMING_RECOVER = (1 << 5),
1512 IDE_TIMING_CYCLE = (1 << 6),
1513 IDE_TIMING_UDMA = (1 << 7),
1514 IDE_TIMING_ALL = IDE_TIMING_SETUP | IDE_TIMING_8BIT |
1515 IDE_TIMING_ACTIVE | IDE_TIMING_RECOVER |
1516 IDE_TIMING_CYCLE | IDE_TIMING_UDMA,
1517};
1518
f06ab340 1519struct ide_timing *ide_timing_find_mode(u8);
c9d6c1a2 1520u16 ide_pio_cycle_time(ide_drive_t *, u8);
f06ab340
BZ
1521void ide_timing_merge(struct ide_timing *, struct ide_timing *,
1522 struct ide_timing *, unsigned int);
1523int ide_timing_compute(ide_drive_t *, u8, struct ide_timing *, int, int);
1524
7eeaaaa5 1525#ifdef CONFIG_IDE_XFER_MODE
9ad54093 1526int ide_scan_pio_blacklist(char *);
7eeaaaa5 1527const char *ide_xfer_verbose(u8);
c9ef59ff 1528int ide_pio_need_iordy(ide_drive_t *, const u8);
88b2b32b
BZ
1529int ide_set_pio_mode(ide_drive_t *, u8);
1530int ide_set_dma_mode(ide_drive_t *, u8);
26bcb879 1531void ide_set_pio(ide_drive_t *, u8);
7eeaaaa5
BZ
1532int ide_set_xfer_rate(ide_drive_t *, u8);
1533#else
1534static inline void ide_set_pio(ide_drive_t *drive, u8 pio) { ; }
1535static inline int ide_set_xfer_rate(ide_drive_t *drive, u8 rate) { return -1; }
1536#endif
26bcb879
BZ
1537
1538static inline void ide_set_max_pio(ide_drive_t *drive)
1539{
1540 ide_set_pio(drive, 255);
1541}
1da177e4 1542
ebdab07d
BZ
1543char *ide_media_string(ide_drive_t *);
1544
fb3fed79 1545extern const struct attribute_group *ide_dev_groups[];
1da177e4 1546extern struct bus_type ide_bus_type;
f74c9141 1547extern struct class *ide_port_class;
1da177e4 1548
7b9f25b5
BZ
1549static inline void ide_dump_identify(u8 *id)
1550{
1551 print_hex_dump(KERN_INFO, "", DUMP_PREFIX_NONE, 16, 2, id, 512, 0);
1552}
1553
86b37860
CL
1554static inline int hwif_to_node(ide_hwif_t *hwif)
1555{
96f80219 1556 return hwif->dev ? dev_to_node(hwif->dev) : -1;
86b37860
CL
1557}
1558
7e59ea21 1559static inline ide_drive_t *ide_get_pair_dev(ide_drive_t *drive)
1b678347 1560{
5e7f3a46 1561 ide_drive_t *peer = drive->hwif->devices[(drive->dn ^ 1) & 1];
1b678347 1562
97100fc8 1563 return (peer->dev_flags & IDE_DFLAG_PRESENT) ? peer : NULL;
1b678347 1564}
2bd24a1c 1565
5bfb151f
JR
1566static inline void *ide_get_drivedata(ide_drive_t *drive)
1567{
1568 return drive->drive_data;
1569}
1570
1571static inline void ide_set_drivedata(ide_drive_t *drive, void *data)
1572{
1573 drive->drive_data = data;
1574}
1575
2bd24a1c
BZ
1576#define ide_port_for_each_dev(i, dev, port) \
1577 for ((i) = 0; ((dev) = (port)->devices[i]) || (i) < MAX_DRIVES; (i)++)
1578
7ed5b157
BZ
1579#define ide_port_for_each_present_dev(i, dev, port) \
1580 for ((i) = 0; ((dev) = (port)->devices[i]) || (i) < MAX_DRIVES; (i)++) \
1581 if ((dev)->dev_flags & IDE_DFLAG_PRESENT)
1582
2bd24a1c
BZ
1583#define ide_host_for_each_port(i, port, host) \
1584 for ((i) = 0; ((port) = (host)->ports[i]) || (i) < MAX_HOST_PORTS; (i)++)
1585
b42171ef 1586
1da177e4 1587#endif /* _IDE_H */