]>
Commit | Line | Data |
---|---|---|
b2441318 | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
1da177e4 LT |
2 | /* interrupt.h */ |
3 | #ifndef _LINUX_INTERRUPT_H | |
4 | #define _LINUX_INTERRUPT_H | |
5 | ||
1da177e4 | 6 | #include <linux/kernel.h> |
1da177e4 | 7 | #include <linux/bitops.h> |
1da177e4 | 8 | #include <linux/cpumask.h> |
908dcecd | 9 | #include <linux/irqreturn.h> |
dd3a1db9 | 10 | #include <linux/irqnr.h> |
1da177e4 | 11 | #include <linux/hardirq.h> |
de30a2b3 | 12 | #include <linux/irqflags.h> |
9ba5f005 | 13 | #include <linux/hrtimer.h> |
cd7eab44 BH |
14 | #include <linux/kref.h> |
15 | #include <linux/workqueue.h> | |
0ebb26e7 | 16 | |
60063497 | 17 | #include <linux/atomic.h> |
1da177e4 | 18 | #include <asm/ptrace.h> |
7d65f4a6 | 19 | #include <asm/irq.h> |
229a7186 | 20 | #include <asm/sections.h> |
1da177e4 | 21 | |
6e213616 TG |
22 | /* |
23 | * These correspond to the IORESOURCE_IRQ_* defines in | |
24 | * linux/ioport.h to select the interrupt line behaviour. When | |
25 | * requesting an interrupt without specifying a IRQF_TRIGGER, the | |
26 | * setting should be assumed to be "as already configured", which | |
27 | * may be as per machine or firmware initialisation. | |
28 | */ | |
29 | #define IRQF_TRIGGER_NONE 0x00000000 | |
30 | #define IRQF_TRIGGER_RISING 0x00000001 | |
31 | #define IRQF_TRIGGER_FALLING 0x00000002 | |
32 | #define IRQF_TRIGGER_HIGH 0x00000004 | |
33 | #define IRQF_TRIGGER_LOW 0x00000008 | |
34 | #define IRQF_TRIGGER_MASK (IRQF_TRIGGER_HIGH | IRQF_TRIGGER_LOW | \ | |
35 | IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING) | |
36 | #define IRQF_TRIGGER_PROBE 0x00000010 | |
37 | ||
38 | /* | |
39 | * These flags used only by the kernel as part of the | |
40 | * irq handling routines. | |
41 | * | |
6e213616 TG |
42 | * IRQF_SHARED - allow sharing the irq among several devices |
43 | * IRQF_PROBE_SHARED - set by callers when they expect sharing mismatches to occur | |
44 | * IRQF_TIMER - Flag to mark this interrupt as timer interrupt | |
950f4427 TG |
45 | * IRQF_PERCPU - Interrupt is per cpu |
46 | * IRQF_NOBALANCING - Flag to exclude this interrupt from irq balancing | |
d85a60d8 | 47 | * IRQF_IRQPOLL - Interrupt is used for polling (only the interrupt that is |
b8d62f33 | 48 | * registered first in a shared interrupt is considered for |
d85a60d8 | 49 | * performance reasons) |
b25c340c TG |
50 | * IRQF_ONESHOT - Interrupt is not reenabled after the hardirq handler finished. |
51 | * Used by threaded interrupts which need to keep the | |
52 | * irq line disabled until the threaded handler has been run. | |
737eb030 MR |
53 | * IRQF_NO_SUSPEND - Do not disable this IRQ during suspend. Does not guarantee |
54 | * that this interrupt will wake the system from a suspended | |
151f4e2b | 55 | * state. See Documentation/power/suspend-and-interrupts.rst |
dc5f219e | 56 | * IRQF_FORCE_RESUME - Force enable it on resume even if IRQF_NO_SUSPEND is set |
0c4602ff | 57 | * IRQF_NO_THREAD - Interrupt cannot be threaded |
9bab0b7f IC |
58 | * IRQF_EARLY_RESUME - Resume IRQ early during syscore instead of at device |
59 | * resume time. | |
17f48034 RW |
60 | * IRQF_COND_SUSPEND - If the IRQ is shared with a NO_SUSPEND user, execute this |
61 | * interrupt handler after suspending interrupts. For system | |
62 | * wakeup devices users need to implement wakeup detection in | |
63 | * their interrupt handlers. | |
6e213616 | 64 | */ |
6e213616 TG |
65 | #define IRQF_SHARED 0x00000080 |
66 | #define IRQF_PROBE_SHARED 0x00000100 | |
685fd0b4 | 67 | #define __IRQF_TIMER 0x00000200 |
284c6680 | 68 | #define IRQF_PERCPU 0x00000400 |
950f4427 | 69 | #define IRQF_NOBALANCING 0x00000800 |
d85a60d8 | 70 | #define IRQF_IRQPOLL 0x00001000 |
b25c340c | 71 | #define IRQF_ONESHOT 0x00002000 |
685fd0b4 | 72 | #define IRQF_NO_SUSPEND 0x00004000 |
dc5f219e | 73 | #define IRQF_FORCE_RESUME 0x00008000 |
0c4602ff | 74 | #define IRQF_NO_THREAD 0x00010000 |
9bab0b7f | 75 | #define IRQF_EARLY_RESUME 0x00020000 |
17f48034 | 76 | #define IRQF_COND_SUSPEND 0x00040000 |
685fd0b4 | 77 | |
0c4602ff | 78 | #define IRQF_TIMER (__IRQF_TIMER | IRQF_NO_SUSPEND | IRQF_NO_THREAD) |
3aa551c9 | 79 | |
b4e6b097 | 80 | /* |
ae731f8d MZ |
81 | * These values can be returned by request_any_context_irq() and |
82 | * describe the context the interrupt will be run in. | |
83 | * | |
84 | * IRQC_IS_HARDIRQ - interrupt runs in hardirq context | |
85 | * IRQC_IS_NESTED - interrupt runs in a nested threaded context | |
86 | */ | |
87 | enum { | |
88 | IRQC_IS_HARDIRQ = 0, | |
89 | IRQC_IS_NESTED, | |
90 | }; | |
91 | ||
7d12e780 | 92 | typedef irqreturn_t (*irq_handler_t)(int, void *); |
da482792 | 93 | |
a9d0a1a3 TG |
94 | /** |
95 | * struct irqaction - per interrupt action descriptor | |
96 | * @handler: interrupt handler function | |
a9d0a1a3 TG |
97 | * @name: name of the device |
98 | * @dev_id: cookie to identify the device | |
31d9d9b6 | 99 | * @percpu_dev_id: cookie to identify the device |
a9d0a1a3 TG |
100 | * @next: pointer to the next irqaction for shared interrupts |
101 | * @irq: interrupt number | |
c0ecaa06 | 102 | * @flags: flags (see IRQF_* above) |
25985edc | 103 | * @thread_fn: interrupt handler function for threaded interrupts |
3aa551c9 | 104 | * @thread: thread pointer for threaded interrupts |
2a1d3ab8 | 105 | * @secondary: pointer to secondary irqaction (force threading) |
3aa551c9 | 106 | * @thread_flags: flags related to @thread |
b5faba21 | 107 | * @thread_mask: bitmask for keeping track of @thread activity |
c0ecaa06 | 108 | * @dir: pointer to the proc/irq/NN/name entry |
a9d0a1a3 | 109 | */ |
1da177e4 | 110 | struct irqaction { |
31d9d9b6 | 111 | irq_handler_t handler; |
31d9d9b6 MZ |
112 | void *dev_id; |
113 | void __percpu *percpu_dev_id; | |
114 | struct irqaction *next; | |
31d9d9b6 MZ |
115 | irq_handler_t thread_fn; |
116 | struct task_struct *thread; | |
2a1d3ab8 | 117 | struct irqaction *secondary; |
c0ecaa06 TG |
118 | unsigned int irq; |
119 | unsigned int flags; | |
31d9d9b6 MZ |
120 | unsigned long thread_flags; |
121 | unsigned long thread_mask; | |
122 | const char *name; | |
123 | struct proc_dir_entry *dir; | |
f6cd2477 | 124 | } ____cacheline_internodealigned_in_smp; |
1da177e4 | 125 | |
7d12e780 | 126 | extern irqreturn_t no_action(int cpl, void *dev_id); |
3aa551c9 | 127 | |
e237a551 CF |
128 | /* |
129 | * If a (PCI) device interrupt is not connected we set dev->irq to | |
130 | * IRQ_NOTCONNECTED. This causes request_irq() to fail with -ENOTCONN, so we | |
131 | * can distingiush that case from other error returns. | |
132 | * | |
133 | * 0x80000000 is guaranteed to be outside the available range of interrupts | |
134 | * and easy to distinguish from other possible incorrect values. | |
135 | */ | |
136 | #define IRQ_NOTCONNECTED (1U << 31) | |
137 | ||
3aa551c9 TG |
138 | extern int __must_check |
139 | request_threaded_irq(unsigned int irq, irq_handler_t handler, | |
140 | irq_handler_t thread_fn, | |
141 | unsigned long flags, const char *name, void *dev); | |
142 | ||
5ca470a0 JC |
143 | /** |
144 | * request_irq - Add a handler for an interrupt line | |
145 | * @irq: The interrupt line to allocate | |
146 | * @handler: Function to be called when the IRQ occurs. | |
147 | * Primary handler for threaded interrupts | |
148 | * If NULL, the default primary handler is installed | |
149 | * @flags: Handling flags | |
150 | * @name: Name of the device generating this interrupt | |
151 | * @dev: A cookie passed to the handler function | |
152 | * | |
153 | * This call allocates an interrupt and establishes a handler; see | |
154 | * the documentation for request_threaded_irq() for details. | |
155 | */ | |
3aa551c9 TG |
156 | static inline int __must_check |
157 | request_irq(unsigned int irq, irq_handler_t handler, unsigned long flags, | |
158 | const char *name, void *dev) | |
159 | { | |
160 | return request_threaded_irq(irq, handler, NULL, flags, name, dev); | |
161 | } | |
162 | ||
ae731f8d MZ |
163 | extern int __must_check |
164 | request_any_context_irq(unsigned int irq, irq_handler_t handler, | |
165 | unsigned long flags, const char *name, void *dev_id); | |
166 | ||
31d9d9b6 | 167 | extern int __must_check |
c80081b9 DL |
168 | __request_percpu_irq(unsigned int irq, irq_handler_t handler, |
169 | unsigned long flags, const char *devname, | |
170 | void __percpu *percpu_dev_id); | |
171 | ||
b525903c JT |
172 | extern int __must_check |
173 | request_nmi(unsigned int irq, irq_handler_t handler, unsigned long flags, | |
174 | const char *name, void *dev); | |
175 | ||
c80081b9 | 176 | static inline int __must_check |
31d9d9b6 | 177 | request_percpu_irq(unsigned int irq, irq_handler_t handler, |
c80081b9 DL |
178 | const char *devname, void __percpu *percpu_dev_id) |
179 | { | |
180 | return __request_percpu_irq(irq, handler, 0, | |
181 | devname, percpu_dev_id); | |
182 | } | |
3aa551c9 | 183 | |
4b078c3f JT |
184 | extern int __must_check |
185 | request_percpu_nmi(unsigned int irq, irq_handler_t handler, | |
186 | const char *devname, void __percpu *dev); | |
187 | ||
25ce4be7 | 188 | extern const void *free_irq(unsigned int, void *); |
31d9d9b6 | 189 | extern void free_percpu_irq(unsigned int, void __percpu *); |
1da177e4 | 190 | |
b525903c | 191 | extern const void *free_nmi(unsigned int irq, void *dev_id); |
4b078c3f | 192 | extern void free_percpu_nmi(unsigned int irq, void __percpu *percpu_dev_id); |
b525903c | 193 | |
0af3678f AV |
194 | struct device; |
195 | ||
935bd5b9 AV |
196 | extern int __must_check |
197 | devm_request_threaded_irq(struct device *dev, unsigned int irq, | |
198 | irq_handler_t handler, irq_handler_t thread_fn, | |
199 | unsigned long irqflags, const char *devname, | |
200 | void *dev_id); | |
201 | ||
202 | static inline int __must_check | |
203 | devm_request_irq(struct device *dev, unsigned int irq, irq_handler_t handler, | |
204 | unsigned long irqflags, const char *devname, void *dev_id) | |
205 | { | |
206 | return devm_request_threaded_irq(dev, irq, handler, NULL, irqflags, | |
207 | devname, dev_id); | |
208 | } | |
209 | ||
0668d306 SB |
210 | extern int __must_check |
211 | devm_request_any_context_irq(struct device *dev, unsigned int irq, | |
212 | irq_handler_t handler, unsigned long irqflags, | |
213 | const char *devname, void *dev_id); | |
214 | ||
9ac7849e TH |
215 | extern void devm_free_irq(struct device *dev, unsigned int irq, void *dev_id); |
216 | ||
d7e9629d IM |
217 | /* |
218 | * On lockdep we dont want to enable hardirqs in hardirq | |
219 | * context. Use local_irq_enable_in_hardirq() to annotate | |
220 | * kernel code that has to do this nevertheless (pretty much | |
221 | * the only valid case is for old/broken hardware that is | |
222 | * insanely slow). | |
223 | * | |
224 | * NOTE: in theory this might break fragile code that relies | |
225 | * on hardirq delivery - in practice we dont seem to have such | |
226 | * places left. So the only effect should be slightly increased | |
227 | * irqs-off latencies. | |
228 | */ | |
229 | #ifdef CONFIG_LOCKDEP | |
230 | # define local_irq_enable_in_hardirq() do { } while (0) | |
231 | #else | |
232 | # define local_irq_enable_in_hardirq() local_irq_enable() | |
233 | #endif | |
1da177e4 | 234 | |
1da177e4 | 235 | extern void disable_irq_nosync(unsigned int irq); |
02cea395 | 236 | extern bool disable_hardirq(unsigned int irq); |
1da177e4 | 237 | extern void disable_irq(unsigned int irq); |
31d9d9b6 | 238 | extern void disable_percpu_irq(unsigned int irq); |
1da177e4 | 239 | extern void enable_irq(unsigned int irq); |
1e7c5fd2 | 240 | extern void enable_percpu_irq(unsigned int irq, unsigned int type); |
f0cb3220 | 241 | extern bool irq_percpu_is_enabled(unsigned int irq); |
a92444c6 | 242 | extern void irq_wake_thread(unsigned int irq, void *dev_id); |
ba9a2331 | 243 | |
b525903c | 244 | extern void disable_nmi_nosync(unsigned int irq); |
4b078c3f | 245 | extern void disable_percpu_nmi(unsigned int irq); |
b525903c | 246 | extern void enable_nmi(unsigned int irq); |
4b078c3f JT |
247 | extern void enable_percpu_nmi(unsigned int irq, unsigned int type); |
248 | extern int prepare_percpu_nmi(unsigned int irq); | |
249 | extern void teardown_percpu_nmi(unsigned int irq); | |
b525903c | 250 | |
acd26bcf TG |
251 | extern int irq_inject_interrupt(unsigned int irq); |
252 | ||
0a0c5168 RW |
253 | /* The following three functions are for the core kernel use only. */ |
254 | extern void suspend_device_irqs(void); | |
255 | extern void resume_device_irqs(void); | |
3a79bc63 | 256 | extern void rearm_wake_irq(unsigned int irq); |
0a0c5168 | 257 | |
f0ba3d05 EP |
258 | /** |
259 | * struct irq_affinity_notify - context for notification of IRQ affinity changes | |
260 | * @irq: Interrupt to which notification applies | |
261 | * @kref: Reference count, for internal use | |
262 | * @work: Work item, for internal use | |
263 | * @notify: Function to be called on change. This will be | |
264 | * called in process context. | |
265 | * @release: Function to be called on release. This will be | |
266 | * called in process context. Once registered, the | |
267 | * structure must only be freed when this function is | |
268 | * called or later. | |
269 | */ | |
270 | struct irq_affinity_notify { | |
271 | unsigned int irq; | |
272 | struct kref kref; | |
273 | struct work_struct work; | |
274 | void (*notify)(struct irq_affinity_notify *, const cpumask_t *mask); | |
275 | void (*release)(struct kref *ref); | |
276 | }; | |
277 | ||
9cfef55b ML |
278 | #define IRQ_AFFINITY_MAX_SETS 4 |
279 | ||
20e407e1 CH |
280 | /** |
281 | * struct irq_affinity - Description for automatic irq affinity assignements | |
282 | * @pre_vectors: Don't apply affinity to @pre_vectors at beginning of | |
283 | * the MSI(-X) vector space | |
284 | * @post_vectors: Don't apply affinity to @post_vectors at end of | |
285 | * the MSI(-X) vector space | |
9cfef55b ML |
286 | * @nr_sets: The number of interrupt sets for which affinity |
287 | * spreading is required | |
288 | * @set_size: Array holding the size of each interrupt set | |
c66d4bd1 ML |
289 | * @calc_sets: Callback for calculating the number and size |
290 | * of interrupt sets | |
291 | * @priv: Private data for usage by @calc_sets, usually a | |
292 | * pointer to driver/device specific data. | |
20e407e1 CH |
293 | */ |
294 | struct irq_affinity { | |
0145c30e TG |
295 | unsigned int pre_vectors; |
296 | unsigned int post_vectors; | |
297 | unsigned int nr_sets; | |
9cfef55b | 298 | unsigned int set_size[IRQ_AFFINITY_MAX_SETS]; |
c66d4bd1 ML |
299 | void (*calc_sets)(struct irq_affinity *, unsigned int nvecs); |
300 | void *priv; | |
20e407e1 CH |
301 | }; |
302 | ||
bec04037 DL |
303 | /** |
304 | * struct irq_affinity_desc - Interrupt affinity descriptor | |
305 | * @mask: cpumask to hold the affinity assignment | |
70921ae2 | 306 | * @is_managed: 1 if the interrupt is managed internally |
bec04037 DL |
307 | */ |
308 | struct irq_affinity_desc { | |
309 | struct cpumask mask; | |
c410abbb | 310 | unsigned int is_managed : 1; |
bec04037 DL |
311 | }; |
312 | ||
0244ad00 | 313 | #if defined(CONFIG_SMP) |
d7b90689 | 314 | |
d036e67b | 315 | extern cpumask_var_t irq_default_affinity; |
18404756 | 316 | |
01f8fa4f TG |
317 | /* Internal implementation. Use the helpers below */ |
318 | extern int __irq_set_affinity(unsigned int irq, const struct cpumask *cpumask, | |
319 | bool force); | |
320 | ||
321 | /** | |
322 | * irq_set_affinity - Set the irq affinity of a given irq | |
323 | * @irq: Interrupt to set affinity | |
def5f127 | 324 | * @cpumask: cpumask |
01f8fa4f TG |
325 | * |
326 | * Fails if cpumask does not contain an online CPU | |
327 | */ | |
328 | static inline int | |
329 | irq_set_affinity(unsigned int irq, const struct cpumask *cpumask) | |
330 | { | |
331 | return __irq_set_affinity(irq, cpumask, false); | |
332 | } | |
333 | ||
334 | /** | |
335 | * irq_force_affinity - Force the irq affinity of a given irq | |
336 | * @irq: Interrupt to set affinity | |
def5f127 | 337 | * @cpumask: cpumask |
01f8fa4f TG |
338 | * |
339 | * Same as irq_set_affinity, but without checking the mask against | |
340 | * online cpus. | |
341 | * | |
342 | * Solely for low level cpu hotplug code, where we need to make per | |
343 | * cpu interrupts affine before the cpu becomes online. | |
344 | */ | |
345 | static inline int | |
346 | irq_force_affinity(unsigned int irq, const struct cpumask *cpumask) | |
347 | { | |
348 | return __irq_set_affinity(irq, cpumask, true); | |
349 | } | |
350 | ||
d7b90689 | 351 | extern int irq_can_set_affinity(unsigned int irq); |
18404756 | 352 | extern int irq_select_affinity(unsigned int irq); |
d7b90689 | 353 | |
e7a297b0 | 354 | extern int irq_set_affinity_hint(unsigned int irq, const struct cpumask *m); |
cd7eab44 | 355 | |
cd7eab44 BH |
356 | extern int |
357 | irq_set_affinity_notifier(unsigned int irq, struct irq_affinity_notify *notify); | |
358 | ||
bec04037 | 359 | struct irq_affinity_desc * |
c66d4bd1 | 360 | irq_create_affinity_masks(unsigned int nvec, struct irq_affinity *affd); |
bec04037 | 361 | |
0145c30e TG |
362 | unsigned int irq_calc_affinity_vectors(unsigned int minvec, unsigned int maxvec, |
363 | const struct irq_affinity *affd); | |
5e385a6e | 364 | |
d7b90689 RK |
365 | #else /* CONFIG_SMP */ |
366 | ||
0de26520 | 367 | static inline int irq_set_affinity(unsigned int irq, const struct cpumask *m) |
d7b90689 RK |
368 | { |
369 | return -EINVAL; | |
370 | } | |
371 | ||
4c88d7f9 AB |
372 | static inline int irq_force_affinity(unsigned int irq, const struct cpumask *cpumask) |
373 | { | |
374 | return 0; | |
375 | } | |
376 | ||
d7b90689 RK |
377 | static inline int irq_can_set_affinity(unsigned int irq) |
378 | { | |
379 | return 0; | |
380 | } | |
381 | ||
18404756 MK |
382 | static inline int irq_select_affinity(unsigned int irq) { return 0; } |
383 | ||
e7a297b0 | 384 | static inline int irq_set_affinity_hint(unsigned int irq, |
cd7eab44 | 385 | const struct cpumask *m) |
e7a297b0 PWJ |
386 | { |
387 | return -EINVAL; | |
388 | } | |
f0ba3d05 EP |
389 | |
390 | static inline int | |
391 | irq_set_affinity_notifier(unsigned int irq, struct irq_affinity_notify *notify) | |
392 | { | |
393 | return 0; | |
394 | } | |
5e385a6e | 395 | |
bec04037 | 396 | static inline struct irq_affinity_desc * |
c66d4bd1 | 397 | irq_create_affinity_masks(unsigned int nvec, struct irq_affinity *affd) |
34c3d981 TG |
398 | { |
399 | return NULL; | |
400 | } | |
401 | ||
0145c30e TG |
402 | static inline unsigned int |
403 | irq_calc_affinity_vectors(unsigned int minvec, unsigned int maxvec, | |
404 | const struct irq_affinity *affd) | |
34c3d981 TG |
405 | { |
406 | return maxvec; | |
407 | } | |
408 | ||
0244ad00 | 409 | #endif /* CONFIG_SMP */ |
d7b90689 | 410 | |
c01d403b IM |
411 | /* |
412 | * Special lockdep variants of irq disabling/enabling. | |
413 | * These should be used for locking constructs that | |
414 | * know that a particular irq context which is disabled, | |
415 | * and which is the only irq-context user of a lock, | |
416 | * that it's safe to take the lock in the irq-disabled | |
417 | * section without disabling hardirqs. | |
418 | * | |
419 | * On !CONFIG_LOCKDEP they are equivalent to the normal | |
420 | * irq disable/enable methods. | |
421 | */ | |
422 | static inline void disable_irq_nosync_lockdep(unsigned int irq) | |
423 | { | |
424 | disable_irq_nosync(irq); | |
425 | #ifdef CONFIG_LOCKDEP | |
426 | local_irq_disable(); | |
427 | #endif | |
428 | } | |
429 | ||
e8106b94 AV |
430 | static inline void disable_irq_nosync_lockdep_irqsave(unsigned int irq, unsigned long *flags) |
431 | { | |
432 | disable_irq_nosync(irq); | |
433 | #ifdef CONFIG_LOCKDEP | |
434 | local_irq_save(*flags); | |
435 | #endif | |
436 | } | |
437 | ||
c01d403b IM |
438 | static inline void disable_irq_lockdep(unsigned int irq) |
439 | { | |
440 | disable_irq(irq); | |
441 | #ifdef CONFIG_LOCKDEP | |
442 | local_irq_disable(); | |
443 | #endif | |
444 | } | |
445 | ||
446 | static inline void enable_irq_lockdep(unsigned int irq) | |
447 | { | |
448 | #ifdef CONFIG_LOCKDEP | |
449 | local_irq_enable(); | |
450 | #endif | |
451 | enable_irq(irq); | |
452 | } | |
453 | ||
e8106b94 AV |
454 | static inline void enable_irq_lockdep_irqrestore(unsigned int irq, unsigned long *flags) |
455 | { | |
456 | #ifdef CONFIG_LOCKDEP | |
457 | local_irq_restore(*flags); | |
458 | #endif | |
459 | enable_irq(irq); | |
460 | } | |
461 | ||
ba9a2331 | 462 | /* IRQ wakeup (PM) control: */ |
a0cd9ca2 TG |
463 | extern int irq_set_irq_wake(unsigned int irq, unsigned int on); |
464 | ||
ba9a2331 TG |
465 | static inline int enable_irq_wake(unsigned int irq) |
466 | { | |
a0cd9ca2 | 467 | return irq_set_irq_wake(irq, 1); |
ba9a2331 TG |
468 | } |
469 | ||
470 | static inline int disable_irq_wake(unsigned int irq) | |
471 | { | |
a0cd9ca2 | 472 | return irq_set_irq_wake(irq, 0); |
ba9a2331 TG |
473 | } |
474 | ||
1b7047ed MZ |
475 | /* |
476 | * irq_get_irqchip_state/irq_set_irqchip_state specific flags | |
477 | */ | |
478 | enum irqchip_irq_state { | |
479 | IRQCHIP_STATE_PENDING, /* Is interrupt pending? */ | |
480 | IRQCHIP_STATE_ACTIVE, /* Is interrupt in progress? */ | |
481 | IRQCHIP_STATE_MASKED, /* Is interrupt masked? */ | |
482 | IRQCHIP_STATE_LINE_LEVEL, /* Is IRQ line high? */ | |
483 | }; | |
484 | ||
485 | extern int irq_get_irqchip_state(unsigned int irq, enum irqchip_irq_state which, | |
486 | bool *state); | |
487 | extern int irq_set_irqchip_state(unsigned int irq, enum irqchip_irq_state which, | |
488 | bool state); | |
8d32a307 TG |
489 | |
490 | #ifdef CONFIG_IRQ_FORCED_THREADING | |
b6a32bbd TG |
491 | # ifdef CONFIG_PREEMPT_RT |
492 | # define force_irqthreads (true) | |
493 | # else | |
8d32a307 | 494 | extern bool force_irqthreads; |
b6a32bbd | 495 | # endif |
8d32a307 TG |
496 | #else |
497 | #define force_irqthreads (0) | |
498 | #endif | |
499 | ||
0fd7d862 FW |
500 | #ifndef local_softirq_pending |
501 | ||
502 | #ifndef local_softirq_pending_ref | |
503 | #define local_softirq_pending_ref irq_stat.__softirq_pending | |
504 | #endif | |
505 | ||
506 | #define local_softirq_pending() (__this_cpu_read(local_softirq_pending_ref)) | |
507 | #define set_softirq_pending(x) (__this_cpu_write(local_softirq_pending_ref, (x))) | |
508 | #define or_softirq_pending(x) (__this_cpu_or(local_softirq_pending_ref, (x))) | |
509 | ||
0fd7d862 FW |
510 | #endif /* local_softirq_pending */ |
511 | ||
2d3fbbb3 BH |
512 | /* Some architectures might implement lazy enabling/disabling of |
513 | * interrupts. In some cases, such as stop_machine, we might want | |
514 | * to ensure that after a local_irq_disable(), interrupts have | |
515 | * really been disabled in hardware. Such architectures need to | |
516 | * implement the following hook. | |
517 | */ | |
518 | #ifndef hard_irq_disable | |
519 | #define hard_irq_disable() do { } while(0) | |
520 | #endif | |
521 | ||
1da177e4 LT |
522 | /* PLEASE, avoid to allocate new softirqs, if you need not _really_ high |
523 | frequency threaded job scheduling. For almost all the purposes | |
524 | tasklets are more than enough. F.e. all serial device BHs et | |
525 | al. should be converted to tasklets, not to softirqs. | |
526 | */ | |
527 | ||
528 | enum | |
529 | { | |
530 | HI_SOFTIRQ=0, | |
531 | TIMER_SOFTIRQ, | |
532 | NET_TX_SOFTIRQ, | |
533 | NET_RX_SOFTIRQ, | |
ff856bad | 534 | BLOCK_SOFTIRQ, |
511cbce2 | 535 | IRQ_POLL_SOFTIRQ, |
c9819f45 CL |
536 | TASKLET_SOFTIRQ, |
537 | SCHED_SOFTIRQ, | |
3bbc53f4 | 538 | HRTIMER_SOFTIRQ, |
09223371 | 539 | RCU_SOFTIRQ, /* Preferable RCU should always be the last softirq */ |
978b0116 AD |
540 | |
541 | NR_SOFTIRQS | |
1da177e4 LT |
542 | }; |
543 | ||
803b0eba PM |
544 | #define SOFTIRQ_STOP_IDLE_MASK (~(1 << RCU_SOFTIRQ)) |
545 | ||
5d592b44 JB |
546 | /* map softirq index to softirq name. update 'softirq_to_name' in |
547 | * kernel/softirq.c when adding a new softirq. | |
548 | */ | |
ce85b4f2 | 549 | extern const char * const softirq_to_name[NR_SOFTIRQS]; |
5d592b44 | 550 | |
1da177e4 LT |
551 | /* softirq mask and active fields moved to irq_cpustat_t in |
552 | * asm/hardirq.h to get better cache usage. KAO | |
553 | */ | |
554 | ||
555 | struct softirq_action | |
556 | { | |
557 | void (*action)(struct softirq_action *); | |
1da177e4 LT |
558 | }; |
559 | ||
560 | asmlinkage void do_softirq(void); | |
eb0f1c44 | 561 | asmlinkage void __do_softirq(void); |
7d65f4a6 FW |
562 | |
563 | #ifdef __ARCH_HAS_DO_SOFTIRQ | |
564 | void do_softirq_own_stack(void); | |
565 | #else | |
566 | static inline void do_softirq_own_stack(void) | |
567 | { | |
568 | __do_softirq(); | |
569 | } | |
570 | #endif | |
571 | ||
962cf36c | 572 | extern void open_softirq(int nr, void (*action)(struct softirq_action *)); |
1da177e4 | 573 | extern void softirq_init(void); |
f069686e | 574 | extern void __raise_softirq_irqoff(unsigned int nr); |
2bf2160d | 575 | |
b3c97528 HH |
576 | extern void raise_softirq_irqoff(unsigned int nr); |
577 | extern void raise_softirq(unsigned int nr); | |
1da177e4 | 578 | |
4dd53d89 VP |
579 | DECLARE_PER_CPU(struct task_struct *, ksoftirqd); |
580 | ||
581 | static inline struct task_struct *this_cpu_ksoftirqd(void) | |
582 | { | |
583 | return this_cpu_read(ksoftirqd); | |
584 | } | |
585 | ||
1da177e4 LT |
586 | /* Tasklets --- multithreaded analogue of BHs. |
587 | ||
588 | Main feature differing them of generic softirqs: tasklet | |
589 | is running only on one CPU simultaneously. | |
590 | ||
591 | Main feature differing them of BHs: different tasklets | |
592 | may be run simultaneously on different CPUs. | |
593 | ||
594 | Properties: | |
595 | * If tasklet_schedule() is called, then tasklet is guaranteed | |
596 | to be executed on some cpu at least once after this. | |
25985edc | 597 | * If the tasklet is already scheduled, but its execution is still not |
1da177e4 LT |
598 | started, it will be executed only once. |
599 | * If this tasklet is already running on another CPU (or schedule is called | |
600 | from tasklet itself), it is rescheduled for later. | |
601 | * Tasklet is strictly serialized wrt itself, but not | |
602 | wrt another tasklets. If client needs some intertask synchronization, | |
603 | he makes it with spinlocks. | |
604 | */ | |
605 | ||
606 | struct tasklet_struct | |
607 | { | |
608 | struct tasklet_struct *next; | |
609 | unsigned long state; | |
610 | atomic_t count; | |
611 | void (*func)(unsigned long); | |
612 | unsigned long data; | |
613 | }; | |
614 | ||
615 | #define DECLARE_TASKLET(name, func, data) \ | |
616 | struct tasklet_struct name = { NULL, 0, ATOMIC_INIT(0), func, data } | |
617 | ||
618 | #define DECLARE_TASKLET_DISABLED(name, func, data) \ | |
619 | struct tasklet_struct name = { NULL, 0, ATOMIC_INIT(1), func, data } | |
620 | ||
621 | ||
622 | enum | |
623 | { | |
624 | TASKLET_STATE_SCHED, /* Tasklet is scheduled for execution */ | |
625 | TASKLET_STATE_RUN /* Tasklet is running (SMP only) */ | |
626 | }; | |
627 | ||
628 | #ifdef CONFIG_SMP | |
629 | static inline int tasklet_trylock(struct tasklet_struct *t) | |
630 | { | |
631 | return !test_and_set_bit(TASKLET_STATE_RUN, &(t)->state); | |
632 | } | |
633 | ||
634 | static inline void tasklet_unlock(struct tasklet_struct *t) | |
635 | { | |
4e857c58 | 636 | smp_mb__before_atomic(); |
1da177e4 LT |
637 | clear_bit(TASKLET_STATE_RUN, &(t)->state); |
638 | } | |
639 | ||
640 | static inline void tasklet_unlock_wait(struct tasklet_struct *t) | |
641 | { | |
642 | while (test_bit(TASKLET_STATE_RUN, &(t)->state)) { barrier(); } | |
643 | } | |
644 | #else | |
645 | #define tasklet_trylock(t) 1 | |
646 | #define tasklet_unlock_wait(t) do { } while (0) | |
647 | #define tasklet_unlock(t) do { } while (0) | |
648 | #endif | |
649 | ||
b3c97528 | 650 | extern void __tasklet_schedule(struct tasklet_struct *t); |
1da177e4 LT |
651 | |
652 | static inline void tasklet_schedule(struct tasklet_struct *t) | |
653 | { | |
654 | if (!test_and_set_bit(TASKLET_STATE_SCHED, &t->state)) | |
655 | __tasklet_schedule(t); | |
656 | } | |
657 | ||
b3c97528 | 658 | extern void __tasklet_hi_schedule(struct tasklet_struct *t); |
1da177e4 LT |
659 | |
660 | static inline void tasklet_hi_schedule(struct tasklet_struct *t) | |
661 | { | |
662 | if (!test_and_set_bit(TASKLET_STATE_SCHED, &t->state)) | |
663 | __tasklet_hi_schedule(t); | |
664 | } | |
665 | ||
1da177e4 LT |
666 | static inline void tasklet_disable_nosync(struct tasklet_struct *t) |
667 | { | |
668 | atomic_inc(&t->count); | |
4e857c58 | 669 | smp_mb__after_atomic(); |
1da177e4 LT |
670 | } |
671 | ||
672 | static inline void tasklet_disable(struct tasklet_struct *t) | |
673 | { | |
674 | tasklet_disable_nosync(t); | |
675 | tasklet_unlock_wait(t); | |
676 | smp_mb(); | |
677 | } | |
678 | ||
679 | static inline void tasklet_enable(struct tasklet_struct *t) | |
680 | { | |
4e857c58 | 681 | smp_mb__before_atomic(); |
1da177e4 LT |
682 | atomic_dec(&t->count); |
683 | } | |
684 | ||
1da177e4 LT |
685 | extern void tasklet_kill(struct tasklet_struct *t); |
686 | extern void tasklet_kill_immediate(struct tasklet_struct *t, unsigned int cpu); | |
687 | extern void tasklet_init(struct tasklet_struct *t, | |
688 | void (*func)(unsigned long), unsigned long data); | |
689 | ||
690 | /* | |
691 | * Autoprobing for irqs: | |
692 | * | |
693 | * probe_irq_on() and probe_irq_off() provide robust primitives | |
694 | * for accurate IRQ probing during kernel initialization. They are | |
695 | * reasonably simple to use, are not "fooled" by spurious interrupts, | |
696 | * and, unlike other attempts at IRQ probing, they do not get hung on | |
697 | * stuck interrupts (such as unused PS2 mouse interfaces on ASUS boards). | |
698 | * | |
699 | * For reasonably foolproof probing, use them as follows: | |
700 | * | |
701 | * 1. clear and/or mask the device's internal interrupt. | |
702 | * 2. sti(); | |
703 | * 3. irqs = probe_irq_on(); // "take over" all unassigned idle IRQs | |
704 | * 4. enable the device and cause it to trigger an interrupt. | |
705 | * 5. wait for the device to interrupt, using non-intrusive polling or a delay. | |
706 | * 6. irq = probe_irq_off(irqs); // get IRQ number, 0=none, negative=multiple | |
707 | * 7. service the device to clear its pending interrupt. | |
708 | * 8. loop again if paranoia is required. | |
709 | * | |
710 | * probe_irq_on() returns a mask of allocated irq's. | |
711 | * | |
712 | * probe_irq_off() takes the mask as a parameter, | |
713 | * and returns the irq number which occurred, | |
714 | * or zero if none occurred, or a negative irq number | |
715 | * if more than one irq occurred. | |
716 | */ | |
717 | ||
0244ad00 | 718 | #if !defined(CONFIG_GENERIC_IRQ_PROBE) |
1da177e4 LT |
719 | static inline unsigned long probe_irq_on(void) |
720 | { | |
721 | return 0; | |
722 | } | |
723 | static inline int probe_irq_off(unsigned long val) | |
724 | { | |
725 | return 0; | |
726 | } | |
727 | static inline unsigned int probe_irq_mask(unsigned long val) | |
728 | { | |
729 | return 0; | |
730 | } | |
731 | #else | |
732 | extern unsigned long probe_irq_on(void); /* returns 0 on failure */ | |
733 | extern int probe_irq_off(unsigned long); /* returns 0 or negative on failure */ | |
734 | extern unsigned int probe_irq_mask(unsigned long); /* returns mask of ISA interrupts */ | |
735 | #endif | |
736 | ||
6168a702 AM |
737 | #ifdef CONFIG_PROC_FS |
738 | /* Initialize /proc/irq/ */ | |
739 | extern void init_irq_proc(void); | |
740 | #else | |
741 | static inline void init_irq_proc(void) | |
742 | { | |
743 | } | |
744 | #endif | |
745 | ||
b2d3d61a DL |
746 | #ifdef CONFIG_IRQ_TIMINGS |
747 | void irq_timings_enable(void); | |
748 | void irq_timings_disable(void); | |
e1c92149 | 749 | u64 irq_timings_next_event(u64 now); |
b2d3d61a DL |
750 | #endif |
751 | ||
d43c36dc | 752 | struct seq_file; |
f74596d0 | 753 | int show_interrupts(struct seq_file *p, void *v); |
c78b9b65 | 754 | int arch_show_interrupts(struct seq_file *p, int prec); |
f74596d0 | 755 | |
43a25632 | 756 | extern int early_irq_init(void); |
4a046d17 | 757 | extern int arch_probe_nr_irqs(void); |
43a25632 | 758 | extern int arch_early_irq_init(void); |
43a25632 | 759 | |
be7635e7 AP |
760 | /* |
761 | * We want to know which function is an entrypoint of a hardirq or a softirq. | |
762 | */ | |
763 | #define __irq_entry __attribute__((__section__(".irqentry.text"))) | |
764 | #define __softirq_entry \ | |
765 | __attribute__((__section__(".softirqentry.text"))) | |
766 | ||
1da177e4 | 767 | #endif |