]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - include/linux/io.h
UBUNTU: SAUCE: LIBIO: Introduce a generic PIO mapping method
[mirror_ubuntu-artful-kernel.git] / include / linux / io.h
CommitLineData
c27a0d75
BS
1/*
2 * Copyright 2006 PathScale, Inc. All Rights Reserved.
3 *
4 * This file is free software; you can redistribute it and/or modify
5 * it under the terms of version 2 of the GNU General Public License
6 * as published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 *
13 * You should have received a copy of the GNU General Public License
14 * along with this program; if not, write to the Free Software Foundation,
15 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
16 */
17
18#ifndef _LINUX_IO_H
19#define _LINUX_IO_H
20
cb1055fb 21#include <linux/types.h>
d6472302 22#include <linux/init.h>
41e94a85
CH
23#include <linux/bug.h>
24#include <linux/err.h>
c27a0d75 25#include <asm/io.h>
74588d8b 26#include <asm/page.h>
90a4bbef 27#include <linux/libio.h>
c27a0d75 28
7f253770 29struct device;
41e94a85 30struct resource;
7f253770 31
d47d5c81 32__visible void __iowrite32_copy(void __iomem *to, const void *from, size_t count);
a9aec588 33void __ioread32_copy(void *to, const void __iomem *from, size_t count);
22ae813b 34void __iowrite64_copy(void __iomem *to, const void *from, size_t count);
c27a0d75 35
218f0aae 36#ifdef CONFIG_MMU
74588d8b 37int ioremap_page_range(unsigned long addr, unsigned long end,
ffa71f33 38 phys_addr_t phys_addr, pgprot_t prot);
218f0aae
PM
39#else
40static inline int ioremap_page_range(unsigned long addr, unsigned long end,
ffa71f33 41 phys_addr_t phys_addr, pgprot_t prot)
218f0aae
PM
42{
43 return 0;
44}
45#endif
74588d8b 46
0ddab1d2
TK
47#ifdef CONFIG_HAVE_ARCH_HUGE_VMAP
48void __init ioremap_huge_init(void);
49int arch_ioremap_pud_supported(void);
50int arch_ioremap_pmd_supported(void);
51#else
52static inline void ioremap_huge_init(void) { }
53#endif
54
9ac7849e
TH
55/*
56 * Managed iomap interface
57 */
ce816fa8 58#ifdef CONFIG_HAS_IOPORT_MAP
9ac7849e
TH
59void __iomem * devm_ioport_map(struct device *dev, unsigned long port,
60 unsigned int nr);
61void devm_ioport_unmap(struct device *dev, void __iomem *addr);
93da2879
RK
62#else
63static inline void __iomem *devm_ioport_map(struct device *dev,
64 unsigned long port,
65 unsigned int nr)
66{
67 return NULL;
68}
69
70static inline void devm_ioport_unmap(struct device *dev, void __iomem *addr)
71{
72}
73#endif
9ac7849e 74
efd342fb
MB
75#define IOMEM_ERR_PTR(err) (__force void __iomem *)ERR_PTR(err)
76
4f452e8a 77void __iomem *devm_ioremap(struct device *dev, resource_size_t offset,
5559b7bc 78 resource_size_t size);
4f452e8a 79void __iomem *devm_ioremap_nocache(struct device *dev, resource_size_t offset,
5559b7bc 80 resource_size_t size);
34644524
AK
81void __iomem *devm_ioremap_wc(struct device *dev, resource_size_t offset,
82 resource_size_t size);
9ac7849e 83void devm_iounmap(struct device *dev, void __iomem *addr);
cc2ea416
AM
84int check_signature(const volatile void __iomem *io_addr,
85 const unsigned char *signature, int length);
b41e5fff 86void devm_ioremap_release(struct device *dev, void *res);
e50190a8 87
7d3dcf26
CH
88void *devm_memremap(struct device *dev, resource_size_t offset,
89 size_t size, unsigned long flags);
90void devm_memunmap(struct device *dev, void *addr);
91
41e94a85
CH
92void *__devm_memremap_pages(struct device *dev, struct resource *res);
93
cf9ea8ca
LP
94#ifdef CONFIG_PCI
95/*
96 * The PCI specifications (Rev 3.0, 3.2.5 "Transaction Ordering and
97 * Posting") mandate non-posted configuration transactions. There is
98 * no ioremap API in the kernel that can guarantee non-posted write
99 * semantics across arches so provide a default implementation for
100 * mapping PCI config space that defaults to ioremap_nocache(); arches
101 * should override it if they have memory mapping implementations that
102 * guarantee non-posted writes semantics to make the memory mapping
103 * compliant with the PCI specification.
104 */
105#ifndef pci_remap_cfgspace
106#define pci_remap_cfgspace pci_remap_cfgspace
107static inline void __iomem *pci_remap_cfgspace(phys_addr_t offset,
108 size_t size)
109{
110 return ioremap_nocache(offset, size);
111}
112#endif
113#endif
114
e1612de9
HM
115/*
116 * Some systems do not have legacy ISA devices.
117 * /dev/port is not a valid interface on these systems.
118 * So for those archs, <asm/io.h> should define the following symbol.
119 */
120#ifndef arch_has_dev_port
121#define arch_has_dev_port() (1)
122#endif
123
d0d98eed
AL
124/*
125 * Some systems (x86 without PAT) have a somewhat reliable way to mark a
126 * physical address range such that uncached mappings will actually
127 * end up write-combining. This facility should be used in conjunction
128 * with pgprot_writecombine, ioremap-wc, or set_memory_wc, since it has
129 * no effect if the per-page mechanisms are functional.
130 * (On x86 without PAT, these functions manipulate MTRRs.)
131 *
132 * arch_phys_del_wc(0) or arch_phys_del_wc(any error code) is guaranteed
133 * to have no effect.
134 */
135#ifndef arch_phys_wc_add
136static inline int __must_check arch_phys_wc_add(unsigned long base,
137 unsigned long size)
138{
139 return 0; /* It worked (i.e. did nothing). */
140}
141
142static inline void arch_phys_wc_del(int handle)
143{
144}
145
146#define arch_phys_wc_add arch_phys_wc_add
7d010fdf
LR
147#ifndef arch_phys_wc_index
148static inline int arch_phys_wc_index(int handle)
149{
150 return -1;
151}
152#define arch_phys_wc_index arch_phys_wc_index
153#endif
d0d98eed
AL
154#endif
155
92281dee
DW
156enum {
157 /* See memremap() kernel-doc for usage description... */
158 MEMREMAP_WB = 1 << 0,
159 MEMREMAP_WT = 1 << 1,
c907e0eb 160 MEMREMAP_WC = 1 << 2,
92281dee
DW
161};
162
163void *memremap(resource_size_t offset, size_t size, unsigned long flags);
164void memunmap(void *addr);
165
8ef42276
DA
166/*
167 * On x86 PAT systems we have memory tracking that keeps track of
168 * the allowed mappings on memory ranges. This tracking works for
169 * all the in-kernel mapping APIs (ioremap*), but where the user
170 * wishes to map a range from a physical device into user memory
171 * the tracking won't be updated. This API is to be used by
172 * drivers which remap physical device pages into userspace,
173 * and wants to make sure they are mapped WC and not UC.
174 */
175#ifndef arch_io_reserve_memtype_wc
176static inline int arch_io_reserve_memtype_wc(resource_size_t base,
177 resource_size_t size)
178{
179 return 0;
180}
181
182static inline void arch_io_free_memtype_wc(resource_size_t base,
183 resource_size_t size)
184{
185}
186#endif
187
c27a0d75 188#endif /* _LINUX_IO_H */