]>
Commit | Line | Data |
---|---|---|
4a77a6cf JR |
1 | /* |
2 | * Copyright (C) 2007-2008 Advanced Micro Devices, Inc. | |
3 | * Author: Joerg Roedel <joerg.roedel@amd.com> | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of the GNU General Public License version 2 as published | |
7 | * by the Free Software Foundation. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, | |
10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
12 | * GNU General Public License for more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License | |
15 | * along with this program; if not, write to the Free Software | |
16 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
17 | */ | |
18 | ||
19 | #ifndef __LINUX_IOMMU_H | |
20 | #define __LINUX_IOMMU_H | |
21 | ||
74315ccc | 22 | #include <linux/errno.h> |
9a08d376 | 23 | #include <linux/err.h> |
d0f60a44 | 24 | #include <linux/of.h> |
76582d0a | 25 | #include <linux/types.h> |
315786eb | 26 | #include <linux/scatterlist.h> |
56fa4849 | 27 | #include <trace/events/iommu.h> |
74315ccc | 28 | |
ca13bb3d WD |
29 | #define IOMMU_READ (1 << 0) |
30 | #define IOMMU_WRITE (1 << 1) | |
31 | #define IOMMU_CACHE (1 << 2) /* DMA cache coherency */ | |
a720b41c | 32 | #define IOMMU_NOEXEC (1 << 3) |
4a77a6cf | 33 | |
905d66c1 | 34 | struct iommu_ops; |
d72e31c9 | 35 | struct iommu_group; |
ff21776d | 36 | struct bus_type; |
4a77a6cf | 37 | struct device; |
4f3f8d9d | 38 | struct iommu_domain; |
ba1eabfa | 39 | struct notifier_block; |
4f3f8d9d OBC |
40 | |
41 | /* iommu fault flags */ | |
42 | #define IOMMU_FAULT_READ 0x0 | |
43 | #define IOMMU_FAULT_WRITE 0x1 | |
44 | ||
45 | typedef int (*iommu_fault_handler_t)(struct iommu_domain *, | |
77ca2332 | 46 | struct device *, unsigned long, int, void *); |
4a77a6cf | 47 | |
0ff64f80 JR |
48 | struct iommu_domain_geometry { |
49 | dma_addr_t aperture_start; /* First address that can be mapped */ | |
50 | dma_addr_t aperture_end; /* Last address that can be mapped */ | |
51 | bool force_aperture; /* DMA only allowed in mappable range? */ | |
52 | }; | |
53 | ||
8539c7c1 JR |
54 | /* Domain feature flags */ |
55 | #define __IOMMU_DOMAIN_PAGING (1U << 0) /* Support for iommu_map/unmap */ | |
56 | #define __IOMMU_DOMAIN_DMA_API (1U << 1) /* Domain for use in DMA-API | |
57 | implementation */ | |
58 | #define __IOMMU_DOMAIN_PT (1U << 2) /* Domain is identity mapped */ | |
59 | ||
60 | /* | |
61 | * This are the possible domain-types | |
62 | * | |
63 | * IOMMU_DOMAIN_BLOCKED - All DMA is blocked, can be used to isolate | |
64 | * devices | |
65 | * IOMMU_DOMAIN_IDENTITY - DMA addresses are system physical addresses | |
66 | * IOMMU_DOMAIN_UNMANAGED - DMA mappings managed by IOMMU-API user, used | |
67 | * for VMs | |
68 | * IOMMU_DOMAIN_DMA - Internally used for DMA-API implementations. | |
69 | * This flag allows IOMMU drivers to implement | |
70 | * certain optimizations for these domains | |
71 | */ | |
72 | #define IOMMU_DOMAIN_BLOCKED (0U) | |
73 | #define IOMMU_DOMAIN_IDENTITY (__IOMMU_DOMAIN_PT) | |
74 | #define IOMMU_DOMAIN_UNMANAGED (__IOMMU_DOMAIN_PAGING) | |
75 | #define IOMMU_DOMAIN_DMA (__IOMMU_DOMAIN_PAGING | \ | |
76 | __IOMMU_DOMAIN_DMA_API) | |
77 | ||
4a77a6cf | 78 | struct iommu_domain { |
8539c7c1 | 79 | unsigned type; |
b22f6434 | 80 | const struct iommu_ops *ops; |
4f3f8d9d | 81 | iommu_fault_handler_t handler; |
77ca2332 | 82 | void *handler_token; |
0ff64f80 | 83 | struct iommu_domain_geometry geometry; |
0db2e5d1 | 84 | void *iova_cookie; |
4a77a6cf JR |
85 | }; |
86 | ||
1aed0748 JR |
87 | enum iommu_cap { |
88 | IOMMU_CAP_CACHE_COHERENCY, /* IOMMU can enforce cache coherent DMA | |
89 | transactions */ | |
90 | IOMMU_CAP_INTR_REMAP, /* IOMMU supports interrupt isolation */ | |
c4986649 | 91 | IOMMU_CAP_NOEXEC, /* IOMMU_NOEXEC flag */ |
1aed0748 | 92 | }; |
dbb9fd86 | 93 | |
7cabf491 VS |
94 | /* |
95 | * Following constraints are specifc to FSL_PAMUV1: | |
96 | * -aperture must be power of 2, and naturally aligned | |
97 | * -number of windows must be power of 2, and address space size | |
98 | * of each window is determined by aperture size / # of windows | |
99 | * -the actual size of the mapped region of a window must be power | |
100 | * of 2 starting with 4KB and physical address must be naturally | |
101 | * aligned. | |
102 | * DOMAIN_ATTR_FSL_PAMUV1 corresponds to the above mentioned contraints. | |
103 | * The caller can invoke iommu_domain_get_attr to check if the underlying | |
104 | * iommu implementation supports these constraints. | |
105 | */ | |
106 | ||
0cd76dd1 | 107 | enum iommu_attr { |
0ff64f80 | 108 | DOMAIN_ATTR_GEOMETRY, |
d2e12160 | 109 | DOMAIN_ATTR_PAGING, |
69356712 | 110 | DOMAIN_ATTR_WINDOWS, |
7cabf491 VS |
111 | DOMAIN_ATTR_FSL_PAMU_STASH, |
112 | DOMAIN_ATTR_FSL_PAMU_ENABLE, | |
113 | DOMAIN_ATTR_FSL_PAMUV1, | |
c02607aa | 114 | DOMAIN_ATTR_NESTING, /* two stages of translation */ |
a8b8a88a | 115 | DOMAIN_ATTR_MAX, |
0cd76dd1 JR |
116 | }; |
117 | ||
a1015c2b JR |
118 | /** |
119 | * struct iommu_dm_region - descriptor for a direct mapped memory region | |
120 | * @list: Linked list pointers | |
121 | * @start: System physical start address of the region | |
122 | * @length: Length of the region in bytes | |
123 | * @prot: IOMMU Protection flags (READ/WRITE/...) | |
124 | */ | |
125 | struct iommu_dm_region { | |
126 | struct list_head list; | |
127 | phys_addr_t start; | |
128 | size_t length; | |
129 | int prot; | |
130 | }; | |
131 | ||
39d4ebb9 JR |
132 | #ifdef CONFIG_IOMMU_API |
133 | ||
7d3002cc OBC |
134 | /** |
135 | * struct iommu_ops - iommu ops and capabilities | |
136 | * @domain_init: init iommu domain | |
137 | * @domain_destroy: destroy iommu domain | |
138 | * @attach_dev: attach device to an iommu domain | |
139 | * @detach_dev: detach device from an iommu domain | |
140 | * @map: map a physically contiguous memory region to an iommu domain | |
141 | * @unmap: unmap a physically contiguous memory region from an iommu domain | |
315786eb OH |
142 | * @map_sg: map a scatter-gather list of physically contiguous memory chunks |
143 | * to an iommu domain | |
7d3002cc | 144 | * @iova_to_phys: translate iova to physical address |
d72e31c9 AW |
145 | * @add_device: add device to iommu grouping |
146 | * @remove_device: remove device from iommu grouping | |
0cd76dd1 JR |
147 | * @domain_get_attr: Query domain attributes |
148 | * @domain_set_attr: Change domain attributes | |
d0f60a44 | 149 | * @of_xlate: add OF master IDs to iommu grouping |
7d3002cc | 150 | * @pgsize_bitmap: bitmap of supported page sizes |
1cd076bf | 151 | * @priv: per-instance data private to the iommu driver |
7d3002cc | 152 | */ |
4a77a6cf | 153 | struct iommu_ops { |
3c0e0ca0 | 154 | bool (*capable)(enum iommu_cap); |
938c4709 JR |
155 | |
156 | /* Domain allocation and freeing by the iommu driver */ | |
8539c7c1 | 157 | struct iommu_domain *(*domain_alloc)(unsigned iommu_domain_type); |
938c4709 JR |
158 | void (*domain_free)(struct iommu_domain *); |
159 | ||
4a77a6cf JR |
160 | int (*attach_dev)(struct iommu_domain *domain, struct device *dev); |
161 | void (*detach_dev)(struct iommu_domain *domain, struct device *dev); | |
67651786 | 162 | int (*map)(struct iommu_domain *domain, unsigned long iova, |
5009065d OBC |
163 | phys_addr_t paddr, size_t size, int prot); |
164 | size_t (*unmap)(struct iommu_domain *domain, unsigned long iova, | |
165 | size_t size); | |
315786eb OH |
166 | size_t (*map_sg)(struct iommu_domain *domain, unsigned long iova, |
167 | struct scatterlist *sg, unsigned int nents, int prot); | |
bb5547ac | 168 | phys_addr_t (*iova_to_phys)(struct iommu_domain *domain, dma_addr_t iova); |
d72e31c9 AW |
169 | int (*add_device)(struct device *dev); |
170 | void (*remove_device)(struct device *dev); | |
46c6b2bc | 171 | struct iommu_group *(*device_group)(struct device *dev); |
0cd76dd1 JR |
172 | int (*domain_get_attr)(struct iommu_domain *domain, |
173 | enum iommu_attr attr, void *data); | |
174 | int (*domain_set_attr)(struct iommu_domain *domain, | |
175 | enum iommu_attr attr, void *data); | |
d7787d57 | 176 | |
a1015c2b JR |
177 | /* Request/Free a list of direct mapping requirements for a device */ |
178 | void (*get_dm_regions)(struct device *dev, struct list_head *list); | |
179 | void (*put_dm_regions)(struct device *dev, struct list_head *list); | |
180 | ||
d7787d57 JR |
181 | /* Window handling functions */ |
182 | int (*domain_window_enable)(struct iommu_domain *domain, u32 wnd_nr, | |
80f97f0f | 183 | phys_addr_t paddr, u64 size, int prot); |
d7787d57 | 184 | void (*domain_window_disable)(struct iommu_domain *domain, u32 wnd_nr); |
69356712 JR |
185 | /* Set the numer of window per domain */ |
186 | int (*domain_set_windows)(struct iommu_domain *domain, u32 w_count); | |
187 | /* Get the numer of window per domain */ | |
188 | u32 (*domain_get_windows)(struct iommu_domain *domain); | |
d7787d57 | 189 | |
d0f60a44 WD |
190 | #ifdef CONFIG_OF_IOMMU |
191 | int (*of_xlate)(struct device *dev, struct of_phandle_args *args); | |
192 | #endif | |
193 | ||
7d3002cc | 194 | unsigned long pgsize_bitmap; |
1cd076bf | 195 | void *priv; |
4a77a6cf JR |
196 | }; |
197 | ||
d72e31c9 AW |
198 | #define IOMMU_GROUP_NOTIFY_ADD_DEVICE 1 /* Device added */ |
199 | #define IOMMU_GROUP_NOTIFY_DEL_DEVICE 2 /* Pre Device removed */ | |
200 | #define IOMMU_GROUP_NOTIFY_BIND_DRIVER 3 /* Pre Driver bind */ | |
201 | #define IOMMU_GROUP_NOTIFY_BOUND_DRIVER 4 /* Post Driver bind */ | |
202 | #define IOMMU_GROUP_NOTIFY_UNBIND_DRIVER 5 /* Pre Driver unbind */ | |
203 | #define IOMMU_GROUP_NOTIFY_UNBOUND_DRIVER 6 /* Post Driver unbind */ | |
204 | ||
b22f6434 | 205 | extern int bus_set_iommu(struct bus_type *bus, const struct iommu_ops *ops); |
a1b60c1c | 206 | extern bool iommu_present(struct bus_type *bus); |
3c0e0ca0 | 207 | extern bool iommu_capable(struct bus_type *bus, enum iommu_cap cap); |
905d66c1 | 208 | extern struct iommu_domain *iommu_domain_alloc(struct bus_type *bus); |
aa16bea9 | 209 | extern struct iommu_group *iommu_group_get_by_id(int id); |
4a77a6cf JR |
210 | extern void iommu_domain_free(struct iommu_domain *domain); |
211 | extern int iommu_attach_device(struct iommu_domain *domain, | |
212 | struct device *dev); | |
213 | extern void iommu_detach_device(struct iommu_domain *domain, | |
214 | struct device *dev); | |
2c1296d9 | 215 | extern struct iommu_domain *iommu_get_domain_for_dev(struct device *dev); |
cefc53c7 | 216 | extern int iommu_map(struct iommu_domain *domain, unsigned long iova, |
7d3002cc OBC |
217 | phys_addr_t paddr, size_t size, int prot); |
218 | extern size_t iommu_unmap(struct iommu_domain *domain, unsigned long iova, | |
219 | size_t size); | |
315786eb OH |
220 | extern size_t default_iommu_map_sg(struct iommu_domain *domain, unsigned long iova, |
221 | struct scatterlist *sg,unsigned int nents, | |
222 | int prot); | |
bb5547ac | 223 | extern phys_addr_t iommu_iova_to_phys(struct iommu_domain *domain, dma_addr_t iova); |
4f3f8d9d | 224 | extern void iommu_set_fault_handler(struct iommu_domain *domain, |
77ca2332 | 225 | iommu_fault_handler_t handler, void *token); |
d72e31c9 | 226 | |
a1015c2b JR |
227 | extern void iommu_get_dm_regions(struct device *dev, struct list_head *list); |
228 | extern void iommu_put_dm_regions(struct device *dev, struct list_head *list); | |
d290f1e7 | 229 | extern int iommu_request_dm_for_dev(struct device *dev); |
a1015c2b | 230 | |
d72e31c9 AW |
231 | extern int iommu_attach_group(struct iommu_domain *domain, |
232 | struct iommu_group *group); | |
233 | extern void iommu_detach_group(struct iommu_domain *domain, | |
234 | struct iommu_group *group); | |
235 | extern struct iommu_group *iommu_group_alloc(void); | |
236 | extern void *iommu_group_get_iommudata(struct iommu_group *group); | |
237 | extern void iommu_group_set_iommudata(struct iommu_group *group, | |
238 | void *iommu_data, | |
239 | void (*release)(void *iommu_data)); | |
240 | extern int iommu_group_set_name(struct iommu_group *group, const char *name); | |
241 | extern int iommu_group_add_device(struct iommu_group *group, | |
242 | struct device *dev); | |
243 | extern void iommu_group_remove_device(struct device *dev); | |
244 | extern int iommu_group_for_each_dev(struct iommu_group *group, void *data, | |
245 | int (*fn)(struct device *, void *)); | |
246 | extern struct iommu_group *iommu_group_get(struct device *dev); | |
247 | extern void iommu_group_put(struct iommu_group *group); | |
248 | extern int iommu_group_register_notifier(struct iommu_group *group, | |
249 | struct notifier_block *nb); | |
250 | extern int iommu_group_unregister_notifier(struct iommu_group *group, | |
251 | struct notifier_block *nb); | |
252 | extern int iommu_group_id(struct iommu_group *group); | |
104a1c13 | 253 | extern struct iommu_group *iommu_group_get_for_dev(struct device *dev); |
6827ca83 | 254 | extern struct iommu_domain *iommu_group_default_domain(struct iommu_group *); |
4f3f8d9d | 255 | |
0cd76dd1 JR |
256 | extern int iommu_domain_get_attr(struct iommu_domain *domain, enum iommu_attr, |
257 | void *data); | |
258 | extern int iommu_domain_set_attr(struct iommu_domain *domain, enum iommu_attr, | |
259 | void *data); | |
c61959ec AW |
260 | struct device *iommu_device_create(struct device *parent, void *drvdata, |
261 | const struct attribute_group **groups, | |
8db14860 | 262 | const char *fmt, ...) __printf(4, 5); |
c61959ec AW |
263 | void iommu_device_destroy(struct device *dev); |
264 | int iommu_device_link(struct device *dev, struct device *link); | |
265 | void iommu_device_unlink(struct device *dev, struct device *link); | |
4f3f8d9d | 266 | |
d7787d57 JR |
267 | /* Window handling function prototypes */ |
268 | extern int iommu_domain_window_enable(struct iommu_domain *domain, u32 wnd_nr, | |
80f97f0f VS |
269 | phys_addr_t offset, u64 size, |
270 | int prot); | |
d7787d57 | 271 | extern void iommu_domain_window_disable(struct iommu_domain *domain, u32 wnd_nr); |
4f3f8d9d OBC |
272 | /** |
273 | * report_iommu_fault() - report about an IOMMU fault to the IOMMU framework | |
274 | * @domain: the iommu domain where the fault has happened | |
275 | * @dev: the device where the fault has happened | |
276 | * @iova: the faulting address | |
277 | * @flags: mmu fault flags (e.g. IOMMU_FAULT_READ/IOMMU_FAULT_WRITE/...) | |
278 | * | |
279 | * This function should be called by the low-level IOMMU implementations | |
280 | * whenever IOMMU faults happen, to allow high-level users, that are | |
281 | * interested in such events, to know about them. | |
282 | * | |
283 | * This event may be useful for several possible use cases: | |
284 | * - mere logging of the event | |
285 | * - dynamic TLB/PTE loading | |
286 | * - if restarting of the faulting device is required | |
287 | * | |
288 | * Returns 0 on success and an appropriate error code otherwise (if dynamic | |
289 | * PTE/TLB loading will one day be supported, implementations will be able | |
290 | * to tell whether it succeeded or not according to this return value). | |
0ed6d2d2 OBC |
291 | * |
292 | * Specifically, -ENOSYS is returned if a fault handler isn't installed | |
293 | * (though fault handlers can also return -ENOSYS, in case they want to | |
294 | * elicit the default behavior of the IOMMU drivers). | |
4f3f8d9d OBC |
295 | */ |
296 | static inline int report_iommu_fault(struct iommu_domain *domain, | |
297 | struct device *dev, unsigned long iova, int flags) | |
298 | { | |
0ed6d2d2 | 299 | int ret = -ENOSYS; |
4a77a6cf | 300 | |
4f3f8d9d OBC |
301 | /* |
302 | * if upper layers showed interest and installed a fault handler, | |
303 | * invoke it. | |
304 | */ | |
305 | if (domain->handler) | |
77ca2332 OBC |
306 | ret = domain->handler(domain, dev, iova, flags, |
307 | domain->handler_token); | |
4a77a6cf | 308 | |
56fa4849 | 309 | trace_io_page_fault(dev, iova, flags); |
4f3f8d9d | 310 | return ret; |
4a77a6cf JR |
311 | } |
312 | ||
315786eb OH |
313 | static inline size_t iommu_map_sg(struct iommu_domain *domain, |
314 | unsigned long iova, struct scatterlist *sg, | |
315 | unsigned int nents, int prot) | |
316 | { | |
317 | return domain->ops->map_sg(domain, iova, sg, nents, prot); | |
318 | } | |
319 | ||
5e62292b JR |
320 | /* PCI device grouping function */ |
321 | extern struct iommu_group *pci_device_group(struct device *dev); | |
322 | ||
4a77a6cf JR |
323 | #else /* CONFIG_IOMMU_API */ |
324 | ||
39d4ebb9 | 325 | struct iommu_ops {}; |
d72e31c9 | 326 | struct iommu_group {}; |
4a77a6cf | 327 | |
a1b60c1c | 328 | static inline bool iommu_present(struct bus_type *bus) |
4a77a6cf JR |
329 | { |
330 | return false; | |
331 | } | |
332 | ||
3c0e0ca0 JR |
333 | static inline bool iommu_capable(struct bus_type *bus, enum iommu_cap cap) |
334 | { | |
335 | return false; | |
336 | } | |
337 | ||
905d66c1 | 338 | static inline struct iommu_domain *iommu_domain_alloc(struct bus_type *bus) |
4a77a6cf JR |
339 | { |
340 | return NULL; | |
341 | } | |
342 | ||
b62dfd29 AK |
343 | static inline struct iommu_group *iommu_group_get_by_id(int id) |
344 | { | |
345 | return NULL; | |
346 | } | |
347 | ||
4a77a6cf JR |
348 | static inline void iommu_domain_free(struct iommu_domain *domain) |
349 | { | |
350 | } | |
351 | ||
352 | static inline int iommu_attach_device(struct iommu_domain *domain, | |
353 | struct device *dev) | |
354 | { | |
355 | return -ENODEV; | |
356 | } | |
357 | ||
358 | static inline void iommu_detach_device(struct iommu_domain *domain, | |
359 | struct device *dev) | |
360 | { | |
361 | } | |
362 | ||
2c1296d9 JR |
363 | static inline struct iommu_domain *iommu_get_domain_for_dev(struct device *dev) |
364 | { | |
365 | return NULL; | |
366 | } | |
367 | ||
cefc53c7 JR |
368 | static inline int iommu_map(struct iommu_domain *domain, unsigned long iova, |
369 | phys_addr_t paddr, int gfp_order, int prot) | |
370 | { | |
371 | return -ENODEV; | |
372 | } | |
373 | ||
374 | static inline int iommu_unmap(struct iommu_domain *domain, unsigned long iova, | |
375 | int gfp_order) | |
376 | { | |
377 | return -ENODEV; | |
378 | } | |
379 | ||
315786eb OH |
380 | static inline size_t iommu_map_sg(struct iommu_domain *domain, |
381 | unsigned long iova, struct scatterlist *sg, | |
382 | unsigned int nents, int prot) | |
383 | { | |
384 | return -ENODEV; | |
385 | } | |
386 | ||
d7787d57 JR |
387 | static inline int iommu_domain_window_enable(struct iommu_domain *domain, |
388 | u32 wnd_nr, phys_addr_t paddr, | |
80f97f0f | 389 | u64 size, int prot) |
d7787d57 JR |
390 | { |
391 | return -ENODEV; | |
392 | } | |
393 | ||
394 | static inline void iommu_domain_window_disable(struct iommu_domain *domain, | |
395 | u32 wnd_nr) | |
396 | { | |
397 | } | |
398 | ||
bb5547ac | 399 | static inline phys_addr_t iommu_iova_to_phys(struct iommu_domain *domain, dma_addr_t iova) |
4a77a6cf JR |
400 | { |
401 | return 0; | |
402 | } | |
403 | ||
4f3f8d9d | 404 | static inline void iommu_set_fault_handler(struct iommu_domain *domain, |
77ca2332 | 405 | iommu_fault_handler_t handler, void *token) |
4f3f8d9d OBC |
406 | { |
407 | } | |
408 | ||
a1015c2b JR |
409 | static inline void iommu_get_dm_regions(struct device *dev, |
410 | struct list_head *list) | |
411 | { | |
412 | } | |
413 | ||
414 | static inline void iommu_put_dm_regions(struct device *dev, | |
415 | struct list_head *list) | |
416 | { | |
417 | } | |
418 | ||
d290f1e7 JR |
419 | static inline int iommu_request_dm_for_dev(struct device *dev) |
420 | { | |
421 | return -ENODEV; | |
422 | } | |
423 | ||
bef83de5 AW |
424 | static inline int iommu_attach_group(struct iommu_domain *domain, |
425 | struct iommu_group *group) | |
d72e31c9 AW |
426 | { |
427 | return -ENODEV; | |
428 | } | |
429 | ||
bef83de5 AW |
430 | static inline void iommu_detach_group(struct iommu_domain *domain, |
431 | struct iommu_group *group) | |
d72e31c9 AW |
432 | { |
433 | } | |
434 | ||
bef83de5 | 435 | static inline struct iommu_group *iommu_group_alloc(void) |
d72e31c9 AW |
436 | { |
437 | return ERR_PTR(-ENODEV); | |
438 | } | |
439 | ||
bef83de5 | 440 | static inline void *iommu_group_get_iommudata(struct iommu_group *group) |
d72e31c9 AW |
441 | { |
442 | return NULL; | |
443 | } | |
444 | ||
bef83de5 AW |
445 | static inline void iommu_group_set_iommudata(struct iommu_group *group, |
446 | void *iommu_data, | |
447 | void (*release)(void *iommu_data)) | |
d72e31c9 AW |
448 | { |
449 | } | |
450 | ||
bef83de5 AW |
451 | static inline int iommu_group_set_name(struct iommu_group *group, |
452 | const char *name) | |
d72e31c9 AW |
453 | { |
454 | return -ENODEV; | |
455 | } | |
456 | ||
bef83de5 AW |
457 | static inline int iommu_group_add_device(struct iommu_group *group, |
458 | struct device *dev) | |
d72e31c9 AW |
459 | { |
460 | return -ENODEV; | |
461 | } | |
462 | ||
bef83de5 | 463 | static inline void iommu_group_remove_device(struct device *dev) |
d72e31c9 AW |
464 | { |
465 | } | |
466 | ||
bef83de5 AW |
467 | static inline int iommu_group_for_each_dev(struct iommu_group *group, |
468 | void *data, | |
469 | int (*fn)(struct device *, void *)) | |
d72e31c9 AW |
470 | { |
471 | return -ENODEV; | |
472 | } | |
473 | ||
bef83de5 | 474 | static inline struct iommu_group *iommu_group_get(struct device *dev) |
d72e31c9 AW |
475 | { |
476 | return NULL; | |
477 | } | |
478 | ||
bef83de5 | 479 | static inline void iommu_group_put(struct iommu_group *group) |
d72e31c9 AW |
480 | { |
481 | } | |
482 | ||
bef83de5 AW |
483 | static inline int iommu_group_register_notifier(struct iommu_group *group, |
484 | struct notifier_block *nb) | |
1460432c AW |
485 | { |
486 | return -ENODEV; | |
487 | } | |
488 | ||
bef83de5 AW |
489 | static inline int iommu_group_unregister_notifier(struct iommu_group *group, |
490 | struct notifier_block *nb) | |
d72e31c9 AW |
491 | { |
492 | return 0; | |
493 | } | |
494 | ||
bef83de5 | 495 | static inline int iommu_group_id(struct iommu_group *group) |
d72e31c9 AW |
496 | { |
497 | return -ENODEV; | |
498 | } | |
1460432c | 499 | |
0cd76dd1 JR |
500 | static inline int iommu_domain_get_attr(struct iommu_domain *domain, |
501 | enum iommu_attr attr, void *data) | |
502 | { | |
503 | return -EINVAL; | |
504 | } | |
505 | ||
506 | static inline int iommu_domain_set_attr(struct iommu_domain *domain, | |
507 | enum iommu_attr attr, void *data) | |
508 | { | |
509 | return -EINVAL; | |
510 | } | |
511 | ||
e09f8ea5 AW |
512 | static inline struct device *iommu_device_create(struct device *parent, |
513 | void *drvdata, | |
514 | const struct attribute_group **groups, | |
515 | const char *fmt, ...) | |
c61959ec AW |
516 | { |
517 | return ERR_PTR(-ENODEV); | |
518 | } | |
519 | ||
e09f8ea5 | 520 | static inline void iommu_device_destroy(struct device *dev) |
c61959ec AW |
521 | { |
522 | } | |
523 | ||
e09f8ea5 | 524 | static inline int iommu_device_link(struct device *dev, struct device *link) |
c61959ec AW |
525 | { |
526 | return -EINVAL; | |
527 | } | |
528 | ||
e09f8ea5 | 529 | static inline void iommu_device_unlink(struct device *dev, struct device *link) |
c61959ec AW |
530 | { |
531 | } | |
532 | ||
4a77a6cf JR |
533 | #endif /* CONFIG_IOMMU_API */ |
534 | ||
535 | #endif /* __LINUX_IOMMU_H */ |