]>
Commit | Line | Data |
---|---|---|
06fcb0c6 IM |
1 | #ifndef _LINUX_IRQ_H |
2 | #define _LINUX_IRQ_H | |
1da177e4 LT |
3 | |
4 | /* | |
5 | * Please do not include this file in generic code. There is currently | |
6 | * no requirement for any architecture to implement anything held | |
7 | * within this file. | |
8 | * | |
9 | * Thanks. --rmk | |
10 | */ | |
11 | ||
23f9b317 | 12 | #include <linux/smp.h> |
1da177e4 LT |
13 | #include <linux/linkage.h> |
14 | #include <linux/cache.h> | |
15 | #include <linux/spinlock.h> | |
16 | #include <linux/cpumask.h> | |
503e5763 | 17 | #include <linux/gfp.h> |
75ffc007 | 18 | #include <linux/irqhandler.h> |
908dcecd | 19 | #include <linux/irqreturn.h> |
dd3a1db9 | 20 | #include <linux/irqnr.h> |
77904fd6 | 21 | #include <linux/errno.h> |
503e5763 | 22 | #include <linux/topology.h> |
3aa551c9 | 23 | #include <linux/wait.h> |
332fd7c4 | 24 | #include <linux/io.h> |
1da177e4 LT |
25 | |
26 | #include <asm/irq.h> | |
27 | #include <asm/ptrace.h> | |
7d12e780 | 28 | #include <asm/irq_regs.h> |
1da177e4 | 29 | |
ab7798ff | 30 | struct seq_file; |
ec53cf23 | 31 | struct module; |
515085ef | 32 | struct msi_msg; |
1b7047ed | 33 | enum irqchip_irq_state; |
57a58a94 | 34 | |
1da177e4 LT |
35 | /* |
36 | * IRQ line status. | |
6e213616 | 37 | * |
5d4d8fc9 TG |
38 | * Bits 0-7 are the same as the IRQF_* bits in linux/interrupt.h |
39 | * | |
40 | * IRQ_TYPE_NONE - default, unspecified type | |
41 | * IRQ_TYPE_EDGE_RISING - rising edge triggered | |
42 | * IRQ_TYPE_EDGE_FALLING - falling edge triggered | |
43 | * IRQ_TYPE_EDGE_BOTH - rising and falling edge triggered | |
44 | * IRQ_TYPE_LEVEL_HIGH - high level triggered | |
45 | * IRQ_TYPE_LEVEL_LOW - low level triggered | |
46 | * IRQ_TYPE_LEVEL_MASK - Mask to filter out the level bits | |
47 | * IRQ_TYPE_SENSE_MASK - Mask for all the above bits | |
3fca40c7 BH |
48 | * IRQ_TYPE_DEFAULT - For use by some PICs to ask irq_set_type |
49 | * to setup the HW to a sane default (used | |
50 | * by irqdomain map() callbacks to synchronize | |
51 | * the HW state and SW flags for a newly | |
52 | * allocated descriptor). | |
53 | * | |
5d4d8fc9 TG |
54 | * IRQ_TYPE_PROBE - Special flag for probing in progress |
55 | * | |
56 | * Bits which can be modified via irq_set/clear/modify_status_flags() | |
57 | * IRQ_LEVEL - Interrupt is level type. Will be also | |
58 | * updated in the code when the above trigger | |
0911f124 | 59 | * bits are modified via irq_set_irq_type() |
5d4d8fc9 TG |
60 | * IRQ_PER_CPU - Mark an interrupt PER_CPU. Will protect |
61 | * it from affinity setting | |
62 | * IRQ_NOPROBE - Interrupt cannot be probed by autoprobing | |
63 | * IRQ_NOREQUEST - Interrupt cannot be requested via | |
64 | * request_irq() | |
7f1b1244 | 65 | * IRQ_NOTHREAD - Interrupt cannot be threaded |
5d4d8fc9 TG |
66 | * IRQ_NOAUTOEN - Interrupt is not automatically enabled in |
67 | * request/setup_irq() | |
68 | * IRQ_NO_BALANCING - Interrupt cannot be balanced (affinity set) | |
69 | * IRQ_MOVE_PCNTXT - Interrupt can be migrated from process context | |
92068d17 | 70 | * IRQ_NESTED_THREAD - Interrupt nests into another thread |
31d9d9b6 | 71 | * IRQ_PER_CPU_DEVID - Dev_id is a per-cpu variable |
b39898cd TG |
72 | * IRQ_IS_POLLED - Always polled by another interrupt. Exclude |
73 | * it from the spurious interrupt detection | |
74 | * mechanism and from core side polling. | |
e9849777 | 75 | * IRQ_DISABLE_UNLAZY - Disable lazy irq disable |
1da177e4 | 76 | */ |
5d4d8fc9 TG |
77 | enum { |
78 | IRQ_TYPE_NONE = 0x00000000, | |
79 | IRQ_TYPE_EDGE_RISING = 0x00000001, | |
80 | IRQ_TYPE_EDGE_FALLING = 0x00000002, | |
81 | IRQ_TYPE_EDGE_BOTH = (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING), | |
82 | IRQ_TYPE_LEVEL_HIGH = 0x00000004, | |
83 | IRQ_TYPE_LEVEL_LOW = 0x00000008, | |
84 | IRQ_TYPE_LEVEL_MASK = (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH), | |
85 | IRQ_TYPE_SENSE_MASK = 0x0000000f, | |
3fca40c7 | 86 | IRQ_TYPE_DEFAULT = IRQ_TYPE_SENSE_MASK, |
5d4d8fc9 TG |
87 | |
88 | IRQ_TYPE_PROBE = 0x00000010, | |
89 | ||
90 | IRQ_LEVEL = (1 << 8), | |
91 | IRQ_PER_CPU = (1 << 9), | |
92 | IRQ_NOPROBE = (1 << 10), | |
93 | IRQ_NOREQUEST = (1 << 11), | |
94 | IRQ_NOAUTOEN = (1 << 12), | |
95 | IRQ_NO_BALANCING = (1 << 13), | |
96 | IRQ_MOVE_PCNTXT = (1 << 14), | |
97 | IRQ_NESTED_THREAD = (1 << 15), | |
7f1b1244 | 98 | IRQ_NOTHREAD = (1 << 16), |
31d9d9b6 | 99 | IRQ_PER_CPU_DEVID = (1 << 17), |
b39898cd | 100 | IRQ_IS_POLLED = (1 << 18), |
e9849777 | 101 | IRQ_DISABLE_UNLAZY = (1 << 19), |
5d4d8fc9 | 102 | }; |
950f4427 | 103 | |
44247184 TG |
104 | #define IRQF_MODIFY_MASK \ |
105 | (IRQ_TYPE_SENSE_MASK | IRQ_NOPROBE | IRQ_NOREQUEST | \ | |
872434d6 | 106 | IRQ_NOAUTOEN | IRQ_MOVE_PCNTXT | IRQ_LEVEL | IRQ_NO_BALANCING | \ |
b39898cd | 107 | IRQ_PER_CPU | IRQ_NESTED_THREAD | IRQ_NOTHREAD | IRQ_PER_CPU_DEVID | \ |
e9849777 | 108 | IRQ_IS_POLLED | IRQ_DISABLE_UNLAZY) |
44247184 | 109 | |
8f53f924 TG |
110 | #define IRQ_NO_BALANCING_MASK (IRQ_PER_CPU | IRQ_NO_BALANCING) |
111 | ||
3b8249e7 TG |
112 | /* |
113 | * Return value for chip->irq_set_affinity() | |
114 | * | |
9df872fa JL |
115 | * IRQ_SET_MASK_OK - OK, core updates irq_common_data.affinity |
116 | * IRQ_SET_MASK_NOCPY - OK, chip did update irq_common_data.affinity | |
2cb62547 JL |
117 | * IRQ_SET_MASK_OK_DONE - Same as IRQ_SET_MASK_OK for core. Special code to |
118 | * support stacked irqchips, which indicates skipping | |
119 | * all descendent irqchips. | |
3b8249e7 TG |
120 | */ |
121 | enum { | |
122 | IRQ_SET_MASK_OK = 0, | |
123 | IRQ_SET_MASK_OK_NOCOPY, | |
2cb62547 | 124 | IRQ_SET_MASK_OK_DONE, |
3b8249e7 TG |
125 | }; |
126 | ||
5b912c10 | 127 | struct msi_desc; |
08a543ad | 128 | struct irq_domain; |
6a6de9ef | 129 | |
ff7dcd44 | 130 | /** |
0d0b4c86 JL |
131 | * struct irq_common_data - per irq data shared by all irqchips |
132 | * @state_use_accessors: status information for irq chip functions. | |
133 | * Use accessor functions to deal with it | |
449e9cae | 134 | * @node: node index useful for balancing |
af7080e0 | 135 | * @handler_data: per-IRQ data for the irq_chip methods |
955bfe59 QY |
136 | * @affinity: IRQ affinity on SMP. If this is an IPI |
137 | * related irq, then this is the mask of the | |
138 | * CPUs to which an IPI can be sent. | |
b237721c | 139 | * @msi_desc: MSI descriptor |
f256c9a0 | 140 | * @ipi_offset: Offset of first IPI target cpu in @affinity. Optional. |
0d0b4c86 JL |
141 | */ |
142 | struct irq_common_data { | |
b354286e | 143 | unsigned int __private state_use_accessors; |
449e9cae JL |
144 | #ifdef CONFIG_NUMA |
145 | unsigned int node; | |
146 | #endif | |
af7080e0 | 147 | void *handler_data; |
b237721c | 148 | struct msi_desc *msi_desc; |
9df872fa | 149 | cpumask_var_t affinity; |
f256c9a0 QY |
150 | #ifdef CONFIG_GENERIC_IRQ_IPI |
151 | unsigned int ipi_offset; | |
152 | #endif | |
0d0b4c86 JL |
153 | }; |
154 | ||
155 | /** | |
156 | * struct irq_data - per irq chip data passed down to chip functions | |
966dc736 | 157 | * @mask: precomputed bitmask for accessing the chip registers |
ff7dcd44 | 158 | * @irq: interrupt number |
08a543ad | 159 | * @hwirq: hardware interrupt number, local to the interrupt domain |
0d0b4c86 | 160 | * @common: point to data shared by all irqchips |
ff7dcd44 | 161 | * @chip: low level interrupt hardware access |
08a543ad GL |
162 | * @domain: Interrupt translation domain; responsible for mapping |
163 | * between hwirq number and linux irq number. | |
f8264e34 JL |
164 | * @parent_data: pointer to parent struct irq_data to support hierarchy |
165 | * irq_domain | |
ff7dcd44 TG |
166 | * @chip_data: platform-specific per-chip private data for the chip |
167 | * methods, to allow shared chip implementations | |
ff7dcd44 TG |
168 | */ |
169 | struct irq_data { | |
966dc736 | 170 | u32 mask; |
ff7dcd44 | 171 | unsigned int irq; |
08a543ad | 172 | unsigned long hwirq; |
0d0b4c86 | 173 | struct irq_common_data *common; |
ff7dcd44 | 174 | struct irq_chip *chip; |
08a543ad | 175 | struct irq_domain *domain; |
f8264e34 JL |
176 | #ifdef CONFIG_IRQ_DOMAIN_HIERARCHY |
177 | struct irq_data *parent_data; | |
178 | #endif | |
ff7dcd44 | 179 | void *chip_data; |
ff7dcd44 TG |
180 | }; |
181 | ||
f230b6d5 | 182 | /* |
0d0b4c86 | 183 | * Bit masks for irq_common_data.state_use_accessors |
f230b6d5 | 184 | * |
876dbd4c | 185 | * IRQD_TRIGGER_MASK - Mask for the trigger type bits |
f230b6d5 | 186 | * IRQD_SETAFFINITY_PENDING - Affinity setting is pending |
a005677b TG |
187 | * IRQD_NO_BALANCING - Balancing disabled for this IRQ |
188 | * IRQD_PER_CPU - Interrupt is per cpu | |
2bdd1055 | 189 | * IRQD_AFFINITY_SET - Interrupt affinity was set |
876dbd4c | 190 | * IRQD_LEVEL - Interrupt is level triggered |
7f94226f TG |
191 | * IRQD_WAKEUP_STATE - Interrupt is configured for wakeup |
192 | * from suspend | |
e1ef8241 TG |
193 | * IRDQ_MOVE_PCNTXT - Interrupt can be moved in process |
194 | * context | |
32f4125e TG |
195 | * IRQD_IRQ_DISABLED - Disabled state of the interrupt |
196 | * IRQD_IRQ_MASKED - Masked state of the interrupt | |
197 | * IRQD_IRQ_INPROGRESS - In progress state of the interrupt | |
b76f1674 | 198 | * IRQD_WAKEUP_ARMED - Wakeup mode armed |
fc569712 | 199 | * IRQD_FORWARDED_TO_VCPU - The interrupt is forwarded to a VCPU |
f230b6d5 TG |
200 | */ |
201 | enum { | |
876dbd4c | 202 | IRQD_TRIGGER_MASK = 0xf, |
a005677b TG |
203 | IRQD_SETAFFINITY_PENDING = (1 << 8), |
204 | IRQD_NO_BALANCING = (1 << 10), | |
205 | IRQD_PER_CPU = (1 << 11), | |
2bdd1055 | 206 | IRQD_AFFINITY_SET = (1 << 12), |
876dbd4c | 207 | IRQD_LEVEL = (1 << 13), |
7f94226f | 208 | IRQD_WAKEUP_STATE = (1 << 14), |
e1ef8241 | 209 | IRQD_MOVE_PCNTXT = (1 << 15), |
801a0e9a | 210 | IRQD_IRQ_DISABLED = (1 << 16), |
32f4125e TG |
211 | IRQD_IRQ_MASKED = (1 << 17), |
212 | IRQD_IRQ_INPROGRESS = (1 << 18), | |
b76f1674 | 213 | IRQD_WAKEUP_ARMED = (1 << 19), |
fc569712 | 214 | IRQD_FORWARDED_TO_VCPU = (1 << 20), |
f230b6d5 TG |
215 | }; |
216 | ||
b354286e | 217 | #define __irqd_to_state(d) ACCESS_PRIVATE((d)->common, state_use_accessors) |
0d0b4c86 | 218 | |
f230b6d5 TG |
219 | static inline bool irqd_is_setaffinity_pending(struct irq_data *d) |
220 | { | |
0d0b4c86 | 221 | return __irqd_to_state(d) & IRQD_SETAFFINITY_PENDING; |
f230b6d5 TG |
222 | } |
223 | ||
a005677b TG |
224 | static inline bool irqd_is_per_cpu(struct irq_data *d) |
225 | { | |
0d0b4c86 | 226 | return __irqd_to_state(d) & IRQD_PER_CPU; |
a005677b TG |
227 | } |
228 | ||
229 | static inline bool irqd_can_balance(struct irq_data *d) | |
230 | { | |
0d0b4c86 | 231 | return !(__irqd_to_state(d) & (IRQD_PER_CPU | IRQD_NO_BALANCING)); |
a005677b TG |
232 | } |
233 | ||
2bdd1055 TG |
234 | static inline bool irqd_affinity_was_set(struct irq_data *d) |
235 | { | |
0d0b4c86 | 236 | return __irqd_to_state(d) & IRQD_AFFINITY_SET; |
2bdd1055 TG |
237 | } |
238 | ||
ee38c04b TG |
239 | static inline void irqd_mark_affinity_was_set(struct irq_data *d) |
240 | { | |
0d0b4c86 | 241 | __irqd_to_state(d) |= IRQD_AFFINITY_SET; |
ee38c04b TG |
242 | } |
243 | ||
876dbd4c TG |
244 | static inline u32 irqd_get_trigger_type(struct irq_data *d) |
245 | { | |
0d0b4c86 | 246 | return __irqd_to_state(d) & IRQD_TRIGGER_MASK; |
876dbd4c TG |
247 | } |
248 | ||
249 | /* | |
250 | * Must only be called inside irq_chip.irq_set_type() functions. | |
251 | */ | |
252 | static inline void irqd_set_trigger_type(struct irq_data *d, u32 type) | |
253 | { | |
0d0b4c86 JL |
254 | __irqd_to_state(d) &= ~IRQD_TRIGGER_MASK; |
255 | __irqd_to_state(d) |= type & IRQD_TRIGGER_MASK; | |
876dbd4c TG |
256 | } |
257 | ||
258 | static inline bool irqd_is_level_type(struct irq_data *d) | |
259 | { | |
0d0b4c86 | 260 | return __irqd_to_state(d) & IRQD_LEVEL; |
876dbd4c TG |
261 | } |
262 | ||
7f94226f TG |
263 | static inline bool irqd_is_wakeup_set(struct irq_data *d) |
264 | { | |
0d0b4c86 | 265 | return __irqd_to_state(d) & IRQD_WAKEUP_STATE; |
7f94226f TG |
266 | } |
267 | ||
e1ef8241 TG |
268 | static inline bool irqd_can_move_in_process_context(struct irq_data *d) |
269 | { | |
0d0b4c86 | 270 | return __irqd_to_state(d) & IRQD_MOVE_PCNTXT; |
e1ef8241 TG |
271 | } |
272 | ||
801a0e9a TG |
273 | static inline bool irqd_irq_disabled(struct irq_data *d) |
274 | { | |
0d0b4c86 | 275 | return __irqd_to_state(d) & IRQD_IRQ_DISABLED; |
801a0e9a TG |
276 | } |
277 | ||
32f4125e TG |
278 | static inline bool irqd_irq_masked(struct irq_data *d) |
279 | { | |
0d0b4c86 | 280 | return __irqd_to_state(d) & IRQD_IRQ_MASKED; |
32f4125e TG |
281 | } |
282 | ||
283 | static inline bool irqd_irq_inprogress(struct irq_data *d) | |
284 | { | |
0d0b4c86 | 285 | return __irqd_to_state(d) & IRQD_IRQ_INPROGRESS; |
32f4125e TG |
286 | } |
287 | ||
b76f1674 TG |
288 | static inline bool irqd_is_wakeup_armed(struct irq_data *d) |
289 | { | |
0d0b4c86 | 290 | return __irqd_to_state(d) & IRQD_WAKEUP_ARMED; |
b76f1674 TG |
291 | } |
292 | ||
fc569712 TG |
293 | static inline bool irqd_is_forwarded_to_vcpu(struct irq_data *d) |
294 | { | |
295 | return __irqd_to_state(d) & IRQD_FORWARDED_TO_VCPU; | |
296 | } | |
297 | ||
298 | static inline void irqd_set_forwarded_to_vcpu(struct irq_data *d) | |
299 | { | |
300 | __irqd_to_state(d) |= IRQD_FORWARDED_TO_VCPU; | |
301 | } | |
302 | ||
303 | static inline void irqd_clr_forwarded_to_vcpu(struct irq_data *d) | |
304 | { | |
305 | __irqd_to_state(d) &= ~IRQD_FORWARDED_TO_VCPU; | |
306 | } | |
b76f1674 | 307 | |
b354286e BF |
308 | #undef __irqd_to_state |
309 | ||
a699e4e4 GL |
310 | static inline irq_hw_number_t irqd_to_hwirq(struct irq_data *d) |
311 | { | |
312 | return d->hwirq; | |
313 | } | |
314 | ||
8fee5c36 | 315 | /** |
6a6de9ef | 316 | * struct irq_chip - hardware interrupt chip descriptor |
8fee5c36 IM |
317 | * |
318 | * @name: name for /proc/interrupts | |
f8822657 TG |
319 | * @irq_startup: start up the interrupt (defaults to ->enable if NULL) |
320 | * @irq_shutdown: shut down the interrupt (defaults to ->disable if NULL) | |
321 | * @irq_enable: enable the interrupt (defaults to chip->unmask if NULL) | |
322 | * @irq_disable: disable the interrupt | |
323 | * @irq_ack: start of a new interrupt | |
324 | * @irq_mask: mask an interrupt source | |
325 | * @irq_mask_ack: ack and mask an interrupt source | |
326 | * @irq_unmask: unmask an interrupt source | |
327 | * @irq_eoi: end of interrupt | |
328 | * @irq_set_affinity: set the CPU affinity on SMP machines | |
329 | * @irq_retrigger: resend an IRQ to the CPU | |
330 | * @irq_set_type: set the flow type (IRQ_TYPE_LEVEL/etc.) of an IRQ | |
331 | * @irq_set_wake: enable/disable power-management wake-on of an IRQ | |
332 | * @irq_bus_lock: function to lock access to slow bus (i2c) chips | |
333 | * @irq_bus_sync_unlock:function to sync and unlock slow bus (i2c) chips | |
0fdb4b25 DD |
334 | * @irq_cpu_online: configure an interrupt source for a secondary CPU |
335 | * @irq_cpu_offline: un-configure an interrupt source for a secondary CPU | |
be9b22b6 BN |
336 | * @irq_suspend: function called from core code on suspend once per |
337 | * chip, when one or more interrupts are installed | |
338 | * @irq_resume: function called from core code on resume once per chip, | |
339 | * when one ore more interrupts are installed | |
cfefd21e | 340 | * @irq_pm_shutdown: function called from core code on shutdown once per chip |
d0051816 | 341 | * @irq_calc_mask: Optional function to set irq_data.mask for special cases |
ab7798ff | 342 | * @irq_print_chip: optional to print special chip info in show_interrupts |
c1bacbae TG |
343 | * @irq_request_resources: optional to request resources before calling |
344 | * any other callback related to this irq | |
345 | * @irq_release_resources: optional to release resources acquired with | |
346 | * irq_request_resources | |
515085ef | 347 | * @irq_compose_msi_msg: optional to compose message content for MSI |
9dde55b7 | 348 | * @irq_write_msi_msg: optional to write message content for MSI |
1b7047ed MZ |
349 | * @irq_get_irqchip_state: return the internal state of an interrupt |
350 | * @irq_set_irqchip_state: set the internal state of a interrupt | |
0a4377de | 351 | * @irq_set_vcpu_affinity: optional to target a vCPU in a virtual machine |
34dc1ae1 QY |
352 | * @ipi_send_single: send a single IPI to destination cpus |
353 | * @ipi_send_mask: send an IPI to destination cpus in cpumask | |
2bff17ad | 354 | * @flags: chip specific flags |
1da177e4 | 355 | */ |
6a6de9ef TG |
356 | struct irq_chip { |
357 | const char *name; | |
f8822657 TG |
358 | unsigned int (*irq_startup)(struct irq_data *data); |
359 | void (*irq_shutdown)(struct irq_data *data); | |
360 | void (*irq_enable)(struct irq_data *data); | |
361 | void (*irq_disable)(struct irq_data *data); | |
362 | ||
363 | void (*irq_ack)(struct irq_data *data); | |
364 | void (*irq_mask)(struct irq_data *data); | |
365 | void (*irq_mask_ack)(struct irq_data *data); | |
366 | void (*irq_unmask)(struct irq_data *data); | |
367 | void (*irq_eoi)(struct irq_data *data); | |
368 | ||
369 | int (*irq_set_affinity)(struct irq_data *data, const struct cpumask *dest, bool force); | |
370 | int (*irq_retrigger)(struct irq_data *data); | |
371 | int (*irq_set_type)(struct irq_data *data, unsigned int flow_type); | |
372 | int (*irq_set_wake)(struct irq_data *data, unsigned int on); | |
373 | ||
374 | void (*irq_bus_lock)(struct irq_data *data); | |
375 | void (*irq_bus_sync_unlock)(struct irq_data *data); | |
376 | ||
0fdb4b25 DD |
377 | void (*irq_cpu_online)(struct irq_data *data); |
378 | void (*irq_cpu_offline)(struct irq_data *data); | |
379 | ||
cfefd21e TG |
380 | void (*irq_suspend)(struct irq_data *data); |
381 | void (*irq_resume)(struct irq_data *data); | |
382 | void (*irq_pm_shutdown)(struct irq_data *data); | |
383 | ||
d0051816 TG |
384 | void (*irq_calc_mask)(struct irq_data *data); |
385 | ||
ab7798ff | 386 | void (*irq_print_chip)(struct irq_data *data, struct seq_file *p); |
c1bacbae TG |
387 | int (*irq_request_resources)(struct irq_data *data); |
388 | void (*irq_release_resources)(struct irq_data *data); | |
ab7798ff | 389 | |
515085ef | 390 | void (*irq_compose_msi_msg)(struct irq_data *data, struct msi_msg *msg); |
9dde55b7 | 391 | void (*irq_write_msi_msg)(struct irq_data *data, struct msi_msg *msg); |
515085ef | 392 | |
1b7047ed MZ |
393 | int (*irq_get_irqchip_state)(struct irq_data *data, enum irqchip_irq_state which, bool *state); |
394 | int (*irq_set_irqchip_state)(struct irq_data *data, enum irqchip_irq_state which, bool state); | |
395 | ||
0a4377de JL |
396 | int (*irq_set_vcpu_affinity)(struct irq_data *data, void *vcpu_info); |
397 | ||
34dc1ae1 QY |
398 | void (*ipi_send_single)(struct irq_data *data, unsigned int cpu); |
399 | void (*ipi_send_mask)(struct irq_data *data, const struct cpumask *dest); | |
400 | ||
2bff17ad | 401 | unsigned long flags; |
1da177e4 LT |
402 | }; |
403 | ||
d4d5e089 TG |
404 | /* |
405 | * irq_chip specific flags | |
406 | * | |
77694b40 TG |
407 | * IRQCHIP_SET_TYPE_MASKED: Mask before calling chip.irq_set_type() |
408 | * IRQCHIP_EOI_IF_HANDLED: Only issue irq_eoi() when irq was handled | |
d209a699 | 409 | * IRQCHIP_MASK_ON_SUSPEND: Mask non wake irqs in the suspend path |
b3d42232 TG |
410 | * IRQCHIP_ONOFFLINE_ENABLED: Only call irq_on/off_line callbacks |
411 | * when irq enabled | |
60f96b41 | 412 | * IRQCHIP_SKIP_SET_WAKE: Skip chip.irq_set_wake(), for this irq chip |
4f6e4f71 | 413 | * IRQCHIP_ONESHOT_SAFE: One shot does not require mask/unmask |
328a4978 | 414 | * IRQCHIP_EOI_THREADED: Chip requires eoi() on unmask in threaded mode |
d4d5e089 TG |
415 | */ |
416 | enum { | |
417 | IRQCHIP_SET_TYPE_MASKED = (1 << 0), | |
77694b40 | 418 | IRQCHIP_EOI_IF_HANDLED = (1 << 1), |
d209a699 | 419 | IRQCHIP_MASK_ON_SUSPEND = (1 << 2), |
b3d42232 | 420 | IRQCHIP_ONOFFLINE_ENABLED = (1 << 3), |
60f96b41 | 421 | IRQCHIP_SKIP_SET_WAKE = (1 << 4), |
dc9b229a | 422 | IRQCHIP_ONESHOT_SAFE = (1 << 5), |
328a4978 | 423 | IRQCHIP_EOI_THREADED = (1 << 6), |
d4d5e089 TG |
424 | }; |
425 | ||
e144710b | 426 | #include <linux/irqdesc.h> |
0b8f1efa | 427 | |
34ffdb72 IM |
428 | /* |
429 | * Pick up the arch-dependent methods: | |
430 | */ | |
431 | #include <asm/hw_irq.h> | |
1da177e4 | 432 | |
b683de2b TG |
433 | #ifndef NR_IRQS_LEGACY |
434 | # define NR_IRQS_LEGACY 0 | |
435 | #endif | |
436 | ||
1318a481 TG |
437 | #ifndef ARCH_IRQ_INIT_FLAGS |
438 | # define ARCH_IRQ_INIT_FLAGS 0 | |
439 | #endif | |
440 | ||
c1594b77 | 441 | #define IRQ_DEFAULT_INIT_FLAGS ARCH_IRQ_INIT_FLAGS |
1318a481 | 442 | |
e144710b | 443 | struct irqaction; |
06fcb0c6 | 444 | extern int setup_irq(unsigned int irq, struct irqaction *new); |
cbf94f06 | 445 | extern void remove_irq(unsigned int irq, struct irqaction *act); |
31d9d9b6 MZ |
446 | extern int setup_percpu_irq(unsigned int irq, struct irqaction *new); |
447 | extern void remove_percpu_irq(unsigned int irq, struct irqaction *act); | |
1da177e4 | 448 | |
0fdb4b25 DD |
449 | extern void irq_cpu_online(void); |
450 | extern void irq_cpu_offline(void); | |
01f8fa4f TG |
451 | extern int irq_set_affinity_locked(struct irq_data *data, |
452 | const struct cpumask *cpumask, bool force); | |
0a4377de | 453 | extern int irq_set_vcpu_affinity(unsigned int irq, void *vcpu_info); |
0fdb4b25 | 454 | |
f1e0bb0a YY |
455 | extern void irq_migrate_all_off_this_cpu(void); |
456 | ||
3a3856d0 | 457 | #if defined(CONFIG_SMP) && defined(CONFIG_GENERIC_PENDING_IRQ) |
a439520f TG |
458 | void irq_move_irq(struct irq_data *data); |
459 | void irq_move_masked_irq(struct irq_data *data); | |
e144710b | 460 | #else |
a439520f TG |
461 | static inline void irq_move_irq(struct irq_data *data) { } |
462 | static inline void irq_move_masked_irq(struct irq_data *data) { } | |
e144710b | 463 | #endif |
54d5d424 | 464 | |
1da177e4 | 465 | extern int no_irq_affinity; |
1da177e4 | 466 | |
293a7a0a TG |
467 | #ifdef CONFIG_HARDIRQS_SW_RESEND |
468 | int irq_set_parent(int irq, int parent_irq); | |
469 | #else | |
470 | static inline int irq_set_parent(int irq, int parent_irq) | |
471 | { | |
472 | return 0; | |
473 | } | |
474 | #endif | |
475 | ||
6a6de9ef TG |
476 | /* |
477 | * Built-in IRQ handlers for various IRQ types, | |
bebd04cc | 478 | * callable via desc->handle_irq() |
6a6de9ef | 479 | */ |
bd0b9ac4 TG |
480 | extern void handle_level_irq(struct irq_desc *desc); |
481 | extern void handle_fasteoi_irq(struct irq_desc *desc); | |
482 | extern void handle_edge_irq(struct irq_desc *desc); | |
483 | extern void handle_edge_eoi_irq(struct irq_desc *desc); | |
484 | extern void handle_simple_irq(struct irq_desc *desc); | |
485 | extern void handle_percpu_irq(struct irq_desc *desc); | |
486 | extern void handle_percpu_devid_irq(struct irq_desc *desc); | |
487 | extern void handle_bad_irq(struct irq_desc *desc); | |
31b47cf7 | 488 | extern void handle_nested_irq(unsigned int irq); |
6a6de9ef | 489 | |
515085ef | 490 | extern int irq_chip_compose_msi_msg(struct irq_data *data, struct msi_msg *msg); |
85f08c17 | 491 | #ifdef CONFIG_IRQ_DOMAIN_HIERARCHY |
3cfeffc2 SA |
492 | extern void irq_chip_enable_parent(struct irq_data *data); |
493 | extern void irq_chip_disable_parent(struct irq_data *data); | |
85f08c17 JL |
494 | extern void irq_chip_ack_parent(struct irq_data *data); |
495 | extern int irq_chip_retrigger_hierarchy(struct irq_data *data); | |
56e8abab YC |
496 | extern void irq_chip_mask_parent(struct irq_data *data); |
497 | extern void irq_chip_unmask_parent(struct irq_data *data); | |
498 | extern void irq_chip_eoi_parent(struct irq_data *data); | |
499 | extern int irq_chip_set_affinity_parent(struct irq_data *data, | |
500 | const struct cpumask *dest, | |
501 | bool force); | |
08b55e2a | 502 | extern int irq_chip_set_wake_parent(struct irq_data *data, unsigned int on); |
0a4377de JL |
503 | extern int irq_chip_set_vcpu_affinity_parent(struct irq_data *data, |
504 | void *vcpu_info); | |
b7560de1 | 505 | extern int irq_chip_set_type_parent(struct irq_data *data, unsigned int type); |
85f08c17 JL |
506 | #endif |
507 | ||
6a6de9ef | 508 | /* Handling of unhandled and spurious interrupts: */ |
0dcdbc97 | 509 | extern void note_interrupt(struct irq_desc *desc, irqreturn_t action_ret); |
1da177e4 | 510 | |
a4633adc | 511 | |
6a6de9ef TG |
512 | /* Enable/disable irq debugging output: */ |
513 | extern int noirqdebug_setup(char *str); | |
514 | ||
515 | /* Checks whether the interrupt can be requested by request_irq(): */ | |
516 | extern int can_request_irq(unsigned int irq, unsigned long irqflags); | |
517 | ||
f8b5473f | 518 | /* Dummy irq-chip implementations: */ |
6a6de9ef | 519 | extern struct irq_chip no_irq_chip; |
f8b5473f | 520 | extern struct irq_chip dummy_irq_chip; |
6a6de9ef | 521 | |
145fc655 | 522 | extern void |
3836ca08 | 523 | irq_set_chip_and_handler_name(unsigned int irq, struct irq_chip *chip, |
a460e745 IM |
524 | irq_flow_handler_t handle, const char *name); |
525 | ||
3836ca08 TG |
526 | static inline void irq_set_chip_and_handler(unsigned int irq, struct irq_chip *chip, |
527 | irq_flow_handler_t handle) | |
528 | { | |
529 | irq_set_chip_and_handler_name(irq, chip, handle, NULL); | |
530 | } | |
531 | ||
31d9d9b6 | 532 | extern int irq_set_percpu_devid(unsigned int irq); |
222df54f MZ |
533 | extern int irq_set_percpu_devid_partition(unsigned int irq, |
534 | const struct cpumask *affinity); | |
535 | extern int irq_get_percpu_devid_partition(unsigned int irq, | |
536 | struct cpumask *affinity); | |
31d9d9b6 | 537 | |
6a6de9ef | 538 | extern void |
3836ca08 | 539 | __irq_set_handler(unsigned int irq, irq_flow_handler_t handle, int is_chained, |
a460e745 | 540 | const char *name); |
1da177e4 | 541 | |
6a6de9ef | 542 | static inline void |
3836ca08 | 543 | irq_set_handler(unsigned int irq, irq_flow_handler_t handle) |
6a6de9ef | 544 | { |
3836ca08 | 545 | __irq_set_handler(irq, handle, 0, NULL); |
6a6de9ef TG |
546 | } |
547 | ||
548 | /* | |
549 | * Set a highlevel chained flow handler for a given IRQ. | |
550 | * (a chained handler is automatically enabled and set to | |
7f1b1244 | 551 | * IRQ_NOREQUEST, IRQ_NOPROBE, and IRQ_NOTHREAD) |
6a6de9ef TG |
552 | */ |
553 | static inline void | |
3836ca08 | 554 | irq_set_chained_handler(unsigned int irq, irq_flow_handler_t handle) |
6a6de9ef | 555 | { |
3836ca08 | 556 | __irq_set_handler(irq, handle, 1, NULL); |
6a6de9ef TG |
557 | } |
558 | ||
3b0f95be RK |
559 | /* |
560 | * Set a highlevel chained flow handler and its data for a given IRQ. | |
561 | * (a chained handler is automatically enabled and set to | |
562 | * IRQ_NOREQUEST, IRQ_NOPROBE, and IRQ_NOTHREAD) | |
563 | */ | |
564 | void | |
565 | irq_set_chained_handler_and_data(unsigned int irq, irq_flow_handler_t handle, | |
566 | void *data); | |
567 | ||
44247184 TG |
568 | void irq_modify_status(unsigned int irq, unsigned long clr, unsigned long set); |
569 | ||
570 | static inline void irq_set_status_flags(unsigned int irq, unsigned long set) | |
571 | { | |
572 | irq_modify_status(irq, 0, set); | |
573 | } | |
574 | ||
575 | static inline void irq_clear_status_flags(unsigned int irq, unsigned long clr) | |
576 | { | |
577 | irq_modify_status(irq, clr, 0); | |
578 | } | |
579 | ||
a0cd9ca2 | 580 | static inline void irq_set_noprobe(unsigned int irq) |
44247184 TG |
581 | { |
582 | irq_modify_status(irq, 0, IRQ_NOPROBE); | |
583 | } | |
584 | ||
a0cd9ca2 | 585 | static inline void irq_set_probe(unsigned int irq) |
44247184 TG |
586 | { |
587 | irq_modify_status(irq, IRQ_NOPROBE, 0); | |
588 | } | |
46f4f8f6 | 589 | |
7f1b1244 PM |
590 | static inline void irq_set_nothread(unsigned int irq) |
591 | { | |
592 | irq_modify_status(irq, 0, IRQ_NOTHREAD); | |
593 | } | |
594 | ||
595 | static inline void irq_set_thread(unsigned int irq) | |
596 | { | |
597 | irq_modify_status(irq, IRQ_NOTHREAD, 0); | |
598 | } | |
599 | ||
6f91a52d TG |
600 | static inline void irq_set_nested_thread(unsigned int irq, bool nest) |
601 | { | |
602 | if (nest) | |
603 | irq_set_status_flags(irq, IRQ_NESTED_THREAD); | |
604 | else | |
605 | irq_clear_status_flags(irq, IRQ_NESTED_THREAD); | |
606 | } | |
607 | ||
31d9d9b6 MZ |
608 | static inline void irq_set_percpu_devid_flags(unsigned int irq) |
609 | { | |
610 | irq_set_status_flags(irq, | |
611 | IRQ_NOAUTOEN | IRQ_PER_CPU | IRQ_NOTHREAD | | |
612 | IRQ_NOPROBE | IRQ_PER_CPU_DEVID); | |
613 | } | |
614 | ||
3a16d713 | 615 | /* Set/get chip/data for an IRQ: */ |
a0cd9ca2 TG |
616 | extern int irq_set_chip(unsigned int irq, struct irq_chip *chip); |
617 | extern int irq_set_handler_data(unsigned int irq, void *data); | |
618 | extern int irq_set_chip_data(unsigned int irq, void *data); | |
619 | extern int irq_set_irq_type(unsigned int irq, unsigned int type); | |
620 | extern int irq_set_msi_desc(unsigned int irq, struct msi_desc *entry); | |
51906e77 AG |
621 | extern int irq_set_msi_desc_off(unsigned int irq_base, unsigned int irq_offset, |
622 | struct msi_desc *entry); | |
f303a6dd | 623 | extern struct irq_data *irq_get_irq_data(unsigned int irq); |
dd87eb3a | 624 | |
a0cd9ca2 | 625 | static inline struct irq_chip *irq_get_chip(unsigned int irq) |
f303a6dd TG |
626 | { |
627 | struct irq_data *d = irq_get_irq_data(irq); | |
628 | return d ? d->chip : NULL; | |
629 | } | |
630 | ||
631 | static inline struct irq_chip *irq_data_get_irq_chip(struct irq_data *d) | |
632 | { | |
633 | return d->chip; | |
634 | } | |
635 | ||
a0cd9ca2 | 636 | static inline void *irq_get_chip_data(unsigned int irq) |
f303a6dd TG |
637 | { |
638 | struct irq_data *d = irq_get_irq_data(irq); | |
639 | return d ? d->chip_data : NULL; | |
640 | } | |
641 | ||
642 | static inline void *irq_data_get_irq_chip_data(struct irq_data *d) | |
643 | { | |
644 | return d->chip_data; | |
645 | } | |
646 | ||
a0cd9ca2 | 647 | static inline void *irq_get_handler_data(unsigned int irq) |
f303a6dd TG |
648 | { |
649 | struct irq_data *d = irq_get_irq_data(irq); | |
af7080e0 | 650 | return d ? d->common->handler_data : NULL; |
f303a6dd TG |
651 | } |
652 | ||
a0cd9ca2 | 653 | static inline void *irq_data_get_irq_handler_data(struct irq_data *d) |
f303a6dd | 654 | { |
af7080e0 | 655 | return d->common->handler_data; |
f303a6dd TG |
656 | } |
657 | ||
a0cd9ca2 | 658 | static inline struct msi_desc *irq_get_msi_desc(unsigned int irq) |
f303a6dd TG |
659 | { |
660 | struct irq_data *d = irq_get_irq_data(irq); | |
b237721c | 661 | return d ? d->common->msi_desc : NULL; |
f303a6dd TG |
662 | } |
663 | ||
c391f262 | 664 | static inline struct msi_desc *irq_data_get_msi_desc(struct irq_data *d) |
f303a6dd | 665 | { |
b237721c | 666 | return d->common->msi_desc; |
f303a6dd TG |
667 | } |
668 | ||
1f6236bf JMC |
669 | static inline u32 irq_get_trigger_type(unsigned int irq) |
670 | { | |
671 | struct irq_data *d = irq_get_irq_data(irq); | |
672 | return d ? irqd_get_trigger_type(d) : 0; | |
673 | } | |
674 | ||
449e9cae | 675 | static inline int irq_common_data_get_node(struct irq_common_data *d) |
6783011b | 676 | { |
449e9cae | 677 | #ifdef CONFIG_NUMA |
6783011b | 678 | return d->node; |
449e9cae JL |
679 | #else |
680 | return 0; | |
681 | #endif | |
682 | } | |
683 | ||
684 | static inline int irq_data_get_node(struct irq_data *d) | |
685 | { | |
686 | return irq_common_data_get_node(d->common); | |
6783011b JL |
687 | } |
688 | ||
c64301a2 JL |
689 | static inline struct cpumask *irq_get_affinity_mask(int irq) |
690 | { | |
691 | struct irq_data *d = irq_get_irq_data(irq); | |
692 | ||
9df872fa | 693 | return d ? d->common->affinity : NULL; |
c64301a2 JL |
694 | } |
695 | ||
696 | static inline struct cpumask *irq_data_get_affinity_mask(struct irq_data *d) | |
697 | { | |
9df872fa | 698 | return d->common->affinity; |
c64301a2 JL |
699 | } |
700 | ||
62a08ae2 TG |
701 | unsigned int arch_dynirq_lower_bound(unsigned int from); |
702 | ||
b6873807 SAS |
703 | int __irq_alloc_descs(int irq, unsigned int from, unsigned int cnt, int node, |
704 | struct module *owner); | |
705 | ||
ec53cf23 PG |
706 | /* use macros to avoid needing export.h for THIS_MODULE */ |
707 | #define irq_alloc_descs(irq, from, cnt, node) \ | |
708 | __irq_alloc_descs(irq, from, cnt, node, THIS_MODULE) | |
b6873807 | 709 | |
ec53cf23 PG |
710 | #define irq_alloc_desc(node) \ |
711 | irq_alloc_descs(-1, 0, 1, node) | |
1f5a5b87 | 712 | |
ec53cf23 PG |
713 | #define irq_alloc_desc_at(at, node) \ |
714 | irq_alloc_descs(at, at, 1, node) | |
1f5a5b87 | 715 | |
ec53cf23 PG |
716 | #define irq_alloc_desc_from(from, node) \ |
717 | irq_alloc_descs(-1, from, 1, node) | |
1f5a5b87 | 718 | |
51906e77 AG |
719 | #define irq_alloc_descs_from(from, cnt, node) \ |
720 | irq_alloc_descs(-1, from, cnt, node) | |
721 | ||
ec53cf23 | 722 | void irq_free_descs(unsigned int irq, unsigned int cnt); |
1f5a5b87 TG |
723 | static inline void irq_free_desc(unsigned int irq) |
724 | { | |
725 | irq_free_descs(irq, 1); | |
726 | } | |
727 | ||
7b6ef126 TG |
728 | #ifdef CONFIG_GENERIC_IRQ_LEGACY_ALLOC_HWIRQ |
729 | unsigned int irq_alloc_hwirqs(int cnt, int node); | |
730 | static inline unsigned int irq_alloc_hwirq(int node) | |
731 | { | |
732 | return irq_alloc_hwirqs(1, node); | |
733 | } | |
734 | void irq_free_hwirqs(unsigned int from, int cnt); | |
735 | static inline void irq_free_hwirq(unsigned int irq) | |
736 | { | |
737 | return irq_free_hwirqs(irq, 1); | |
738 | } | |
739 | int arch_setup_hwirq(unsigned int irq, int node); | |
740 | void arch_teardown_hwirq(unsigned int irq); | |
741 | #endif | |
742 | ||
c940e01c TG |
743 | #ifdef CONFIG_GENERIC_IRQ_LEGACY |
744 | void irq_init_desc(unsigned int irq); | |
745 | #endif | |
746 | ||
7d828062 TG |
747 | /** |
748 | * struct irq_chip_regs - register offsets for struct irq_gci | |
749 | * @enable: Enable register offset to reg_base | |
750 | * @disable: Disable register offset to reg_base | |
751 | * @mask: Mask register offset to reg_base | |
752 | * @ack: Ack register offset to reg_base | |
753 | * @eoi: Eoi register offset to reg_base | |
754 | * @type: Type configuration register offset to reg_base | |
755 | * @polarity: Polarity configuration register offset to reg_base | |
756 | */ | |
757 | struct irq_chip_regs { | |
758 | unsigned long enable; | |
759 | unsigned long disable; | |
760 | unsigned long mask; | |
761 | unsigned long ack; | |
762 | unsigned long eoi; | |
763 | unsigned long type; | |
764 | unsigned long polarity; | |
765 | }; | |
766 | ||
767 | /** | |
768 | * struct irq_chip_type - Generic interrupt chip instance for a flow type | |
769 | * @chip: The real interrupt chip which provides the callbacks | |
770 | * @regs: Register offsets for this chip | |
771 | * @handler: Flow handler associated with this chip | |
772 | * @type: Chip can handle these flow types | |
899f0e66 GF |
773 | * @mask_cache_priv: Cached mask register private to the chip type |
774 | * @mask_cache: Pointer to cached mask register | |
7d828062 TG |
775 | * |
776 | * A irq_generic_chip can have several instances of irq_chip_type when | |
777 | * it requires different functions and register offsets for different | |
778 | * flow types. | |
779 | */ | |
780 | struct irq_chip_type { | |
781 | struct irq_chip chip; | |
782 | struct irq_chip_regs regs; | |
783 | irq_flow_handler_t handler; | |
784 | u32 type; | |
899f0e66 GF |
785 | u32 mask_cache_priv; |
786 | u32 *mask_cache; | |
7d828062 TG |
787 | }; |
788 | ||
789 | /** | |
790 | * struct irq_chip_generic - Generic irq chip data structure | |
791 | * @lock: Lock to protect register and cache data access | |
792 | * @reg_base: Register base address (virtual) | |
2b280376 KC |
793 | * @reg_readl: Alternate I/O accessor (defaults to readl if NULL) |
794 | * @reg_writel: Alternate I/O accessor (defaults to writel if NULL) | |
be9b22b6 BN |
795 | * @suspend: Function called from core code on suspend once per |
796 | * chip; can be useful instead of irq_chip::suspend to | |
797 | * handle chip details even when no interrupts are in use | |
798 | * @resume: Function called from core code on resume once per chip; | |
799 | * can be useful instead of irq_chip::suspend to handle | |
800 | * chip details even when no interrupts are in use | |
7d828062 TG |
801 | * @irq_base: Interrupt base nr for this chip |
802 | * @irq_cnt: Number of interrupts handled by this chip | |
899f0e66 | 803 | * @mask_cache: Cached mask register shared between all chip types |
7d828062 TG |
804 | * @type_cache: Cached type register |
805 | * @polarity_cache: Cached polarity register | |
806 | * @wake_enabled: Interrupt can wakeup from suspend | |
807 | * @wake_active: Interrupt is marked as an wakeup from suspend source | |
808 | * @num_ct: Number of available irq_chip_type instances (usually 1) | |
809 | * @private: Private data for non generic chip callbacks | |
088f40b7 | 810 | * @installed: bitfield to denote installed interrupts |
e8bd834f | 811 | * @unused: bitfield to denote unused interrupts |
088f40b7 | 812 | * @domain: irq domain pointer |
cfefd21e | 813 | * @list: List head for keeping track of instances |
7d828062 TG |
814 | * @chip_types: Array of interrupt irq_chip_types |
815 | * | |
816 | * Note, that irq_chip_generic can have multiple irq_chip_type | |
817 | * implementations which can be associated to a particular irq line of | |
818 | * an irq_chip_generic instance. That allows to share and protect | |
819 | * state in an irq_chip_generic instance when we need to implement | |
820 | * different flow mechanisms (level/edge) for it. | |
821 | */ | |
822 | struct irq_chip_generic { | |
823 | raw_spinlock_t lock; | |
824 | void __iomem *reg_base; | |
2b280376 KC |
825 | u32 (*reg_readl)(void __iomem *addr); |
826 | void (*reg_writel)(u32 val, void __iomem *addr); | |
be9b22b6 BN |
827 | void (*suspend)(struct irq_chip_generic *gc); |
828 | void (*resume)(struct irq_chip_generic *gc); | |
7d828062 TG |
829 | unsigned int irq_base; |
830 | unsigned int irq_cnt; | |
831 | u32 mask_cache; | |
832 | u32 type_cache; | |
833 | u32 polarity_cache; | |
834 | u32 wake_enabled; | |
835 | u32 wake_active; | |
836 | unsigned int num_ct; | |
837 | void *private; | |
088f40b7 | 838 | unsigned long installed; |
e8bd834f | 839 | unsigned long unused; |
088f40b7 | 840 | struct irq_domain *domain; |
cfefd21e | 841 | struct list_head list; |
7d828062 TG |
842 | struct irq_chip_type chip_types[0]; |
843 | }; | |
844 | ||
845 | /** | |
846 | * enum irq_gc_flags - Initialization flags for generic irq chips | |
847 | * @IRQ_GC_INIT_MASK_CACHE: Initialize the mask_cache by reading mask reg | |
848 | * @IRQ_GC_INIT_NESTED_LOCK: Set the lock class of the irqs to nested for | |
849 | * irq chips which need to call irq_set_wake() on | |
850 | * the parent irq. Usually GPIO implementations | |
af80b0fe | 851 | * @IRQ_GC_MASK_CACHE_PER_TYPE: Mask cache is chip type private |
966dc736 | 852 | * @IRQ_GC_NO_MASK: Do not calculate irq_data->mask |
b7905595 | 853 | * @IRQ_GC_BE_IO: Use big-endian register accesses (default: LE) |
7d828062 TG |
854 | */ |
855 | enum irq_gc_flags { | |
856 | IRQ_GC_INIT_MASK_CACHE = 1 << 0, | |
857 | IRQ_GC_INIT_NESTED_LOCK = 1 << 1, | |
af80b0fe | 858 | IRQ_GC_MASK_CACHE_PER_TYPE = 1 << 2, |
966dc736 | 859 | IRQ_GC_NO_MASK = 1 << 3, |
b7905595 | 860 | IRQ_GC_BE_IO = 1 << 4, |
7d828062 TG |
861 | }; |
862 | ||
088f40b7 TG |
863 | /* |
864 | * struct irq_domain_chip_generic - Generic irq chip data structure for irq domains | |
865 | * @irqs_per_chip: Number of interrupts per chip | |
866 | * @num_chips: Number of chips | |
867 | * @irq_flags_to_set: IRQ* flags to set on irq setup | |
868 | * @irq_flags_to_clear: IRQ* flags to clear on irq setup | |
869 | * @gc_flags: Generic chip specific setup flags | |
870 | * @gc: Array of pointers to generic interrupt chips | |
871 | */ | |
872 | struct irq_domain_chip_generic { | |
873 | unsigned int irqs_per_chip; | |
874 | unsigned int num_chips; | |
875 | unsigned int irq_flags_to_clear; | |
876 | unsigned int irq_flags_to_set; | |
877 | enum irq_gc_flags gc_flags; | |
878 | struct irq_chip_generic *gc[0]; | |
879 | }; | |
880 | ||
7d828062 TG |
881 | /* Generic chip callback functions */ |
882 | void irq_gc_noop(struct irq_data *d); | |
883 | void irq_gc_mask_disable_reg(struct irq_data *d); | |
884 | void irq_gc_mask_set_bit(struct irq_data *d); | |
885 | void irq_gc_mask_clr_bit(struct irq_data *d); | |
886 | void irq_gc_unmask_enable_reg(struct irq_data *d); | |
659fb32d SG |
887 | void irq_gc_ack_set_bit(struct irq_data *d); |
888 | void irq_gc_ack_clr_bit(struct irq_data *d); | |
7d828062 TG |
889 | void irq_gc_mask_disable_reg_and_ack(struct irq_data *d); |
890 | void irq_gc_eoi(struct irq_data *d); | |
891 | int irq_gc_set_wake(struct irq_data *d, unsigned int on); | |
892 | ||
893 | /* Setup functions for irq_chip_generic */ | |
a5152c8a BB |
894 | int irq_map_generic_chip(struct irq_domain *d, unsigned int virq, |
895 | irq_hw_number_t hw_irq); | |
7d828062 TG |
896 | struct irq_chip_generic * |
897 | irq_alloc_generic_chip(const char *name, int nr_ct, unsigned int irq_base, | |
898 | void __iomem *reg_base, irq_flow_handler_t handler); | |
899 | void irq_setup_generic_chip(struct irq_chip_generic *gc, u32 msk, | |
900 | enum irq_gc_flags flags, unsigned int clr, | |
901 | unsigned int set); | |
902 | int irq_setup_alt_chip(struct irq_data *d, unsigned int type); | |
cfefd21e TG |
903 | void irq_remove_generic_chip(struct irq_chip_generic *gc, u32 msk, |
904 | unsigned int clr, unsigned int set); | |
7d828062 | 905 | |
088f40b7 TG |
906 | struct irq_chip_generic *irq_get_domain_generic_chip(struct irq_domain *d, unsigned int hw_irq); |
907 | int irq_alloc_domain_generic_chips(struct irq_domain *d, int irqs_per_chip, | |
908 | int num_ct, const char *name, | |
909 | irq_flow_handler_t handler, | |
910 | unsigned int clr, unsigned int set, | |
911 | enum irq_gc_flags flags); | |
912 | ||
913 | ||
7d828062 TG |
914 | static inline struct irq_chip_type *irq_data_get_chip_type(struct irq_data *d) |
915 | { | |
916 | return container_of(d->chip, struct irq_chip_type, chip); | |
917 | } | |
918 | ||
919 | #define IRQ_MSK(n) (u32)((n) < 32 ? ((1 << (n)) - 1) : UINT_MAX) | |
920 | ||
921 | #ifdef CONFIG_SMP | |
922 | static inline void irq_gc_lock(struct irq_chip_generic *gc) | |
923 | { | |
924 | raw_spin_lock(&gc->lock); | |
925 | } | |
926 | ||
927 | static inline void irq_gc_unlock(struct irq_chip_generic *gc) | |
928 | { | |
929 | raw_spin_unlock(&gc->lock); | |
930 | } | |
931 | #else | |
932 | static inline void irq_gc_lock(struct irq_chip_generic *gc) { } | |
933 | static inline void irq_gc_unlock(struct irq_chip_generic *gc) { } | |
934 | #endif | |
935 | ||
332fd7c4 KC |
936 | static inline void irq_reg_writel(struct irq_chip_generic *gc, |
937 | u32 val, int reg_offset) | |
938 | { | |
2b280376 KC |
939 | if (gc->reg_writel) |
940 | gc->reg_writel(val, gc->reg_base + reg_offset); | |
941 | else | |
942 | writel(val, gc->reg_base + reg_offset); | |
332fd7c4 KC |
943 | } |
944 | ||
945 | static inline u32 irq_reg_readl(struct irq_chip_generic *gc, | |
946 | int reg_offset) | |
947 | { | |
2b280376 KC |
948 | if (gc->reg_readl) |
949 | return gc->reg_readl(gc->reg_base + reg_offset); | |
950 | else | |
951 | return readl(gc->reg_base + reg_offset); | |
332fd7c4 KC |
952 | } |
953 | ||
d17bf24e QY |
954 | /* Contrary to Linux irqs, for hardware irqs the irq number 0 is valid */ |
955 | #define INVALID_HWIRQ (~0UL) | |
f9bce791 | 956 | irq_hw_number_t ipi_get_hwirq(unsigned int irq, unsigned int cpu); |
3b8e29a8 QY |
957 | int __ipi_send_single(struct irq_desc *desc, unsigned int cpu); |
958 | int __ipi_send_mask(struct irq_desc *desc, const struct cpumask *dest); | |
959 | int ipi_send_single(unsigned int virq, unsigned int cpu); | |
960 | int ipi_send_mask(unsigned int virq, const struct cpumask *dest); | |
d17bf24e | 961 | |
06fcb0c6 | 962 | #endif /* _LINUX_IRQ_H */ |