]>
Commit | Line | Data |
---|---|---|
06fcb0c6 IM |
1 | #ifndef _LINUX_IRQ_H |
2 | #define _LINUX_IRQ_H | |
1da177e4 LT |
3 | |
4 | /* | |
5 | * Please do not include this file in generic code. There is currently | |
6 | * no requirement for any architecture to implement anything held | |
7 | * within this file. | |
8 | * | |
9 | * Thanks. --rmk | |
10 | */ | |
11 | ||
23f9b317 | 12 | #include <linux/smp.h> |
1da177e4 LT |
13 | #include <linux/linkage.h> |
14 | #include <linux/cache.h> | |
15 | #include <linux/spinlock.h> | |
16 | #include <linux/cpumask.h> | |
503e5763 | 17 | #include <linux/gfp.h> |
908dcecd | 18 | #include <linux/irqreturn.h> |
dd3a1db9 | 19 | #include <linux/irqnr.h> |
77904fd6 | 20 | #include <linux/errno.h> |
503e5763 | 21 | #include <linux/topology.h> |
3aa551c9 | 22 | #include <linux/wait.h> |
1da177e4 LT |
23 | |
24 | #include <asm/irq.h> | |
25 | #include <asm/ptrace.h> | |
7d12e780 | 26 | #include <asm/irq_regs.h> |
1da177e4 | 27 | |
ab7798ff | 28 | struct seq_file; |
ec53cf23 | 29 | struct module; |
57a58a94 | 30 | struct irq_desc; |
78129576 | 31 | struct irq_data; |
ec701584 | 32 | typedef void (*irq_flow_handler_t)(unsigned int irq, |
7d12e780 | 33 | struct irq_desc *desc); |
78129576 | 34 | typedef void (*irq_preflow_handler_t)(struct irq_data *data); |
57a58a94 | 35 | |
1da177e4 LT |
36 | /* |
37 | * IRQ line status. | |
6e213616 | 38 | * |
5d4d8fc9 TG |
39 | * Bits 0-7 are the same as the IRQF_* bits in linux/interrupt.h |
40 | * | |
41 | * IRQ_TYPE_NONE - default, unspecified type | |
42 | * IRQ_TYPE_EDGE_RISING - rising edge triggered | |
43 | * IRQ_TYPE_EDGE_FALLING - falling edge triggered | |
44 | * IRQ_TYPE_EDGE_BOTH - rising and falling edge triggered | |
45 | * IRQ_TYPE_LEVEL_HIGH - high level triggered | |
46 | * IRQ_TYPE_LEVEL_LOW - low level triggered | |
47 | * IRQ_TYPE_LEVEL_MASK - Mask to filter out the level bits | |
48 | * IRQ_TYPE_SENSE_MASK - Mask for all the above bits | |
3fca40c7 BH |
49 | * IRQ_TYPE_DEFAULT - For use by some PICs to ask irq_set_type |
50 | * to setup the HW to a sane default (used | |
51 | * by irqdomain map() callbacks to synchronize | |
52 | * the HW state and SW flags for a newly | |
53 | * allocated descriptor). | |
54 | * | |
5d4d8fc9 TG |
55 | * IRQ_TYPE_PROBE - Special flag for probing in progress |
56 | * | |
57 | * Bits which can be modified via irq_set/clear/modify_status_flags() | |
58 | * IRQ_LEVEL - Interrupt is level type. Will be also | |
59 | * updated in the code when the above trigger | |
0911f124 | 60 | * bits are modified via irq_set_irq_type() |
5d4d8fc9 TG |
61 | * IRQ_PER_CPU - Mark an interrupt PER_CPU. Will protect |
62 | * it from affinity setting | |
63 | * IRQ_NOPROBE - Interrupt cannot be probed by autoprobing | |
64 | * IRQ_NOREQUEST - Interrupt cannot be requested via | |
65 | * request_irq() | |
7f1b1244 | 66 | * IRQ_NOTHREAD - Interrupt cannot be threaded |
5d4d8fc9 TG |
67 | * IRQ_NOAUTOEN - Interrupt is not automatically enabled in |
68 | * request/setup_irq() | |
69 | * IRQ_NO_BALANCING - Interrupt cannot be balanced (affinity set) | |
70 | * IRQ_MOVE_PCNTXT - Interrupt can be migrated from process context | |
71 | * IRQ_NESTED_TRHEAD - Interrupt nests into another thread | |
31d9d9b6 | 72 | * IRQ_PER_CPU_DEVID - Dev_id is a per-cpu variable |
b39898cd TG |
73 | * IRQ_IS_POLLED - Always polled by another interrupt. Exclude |
74 | * it from the spurious interrupt detection | |
75 | * mechanism and from core side polling. | |
1da177e4 | 76 | */ |
5d4d8fc9 TG |
77 | enum { |
78 | IRQ_TYPE_NONE = 0x00000000, | |
79 | IRQ_TYPE_EDGE_RISING = 0x00000001, | |
80 | IRQ_TYPE_EDGE_FALLING = 0x00000002, | |
81 | IRQ_TYPE_EDGE_BOTH = (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING), | |
82 | IRQ_TYPE_LEVEL_HIGH = 0x00000004, | |
83 | IRQ_TYPE_LEVEL_LOW = 0x00000008, | |
84 | IRQ_TYPE_LEVEL_MASK = (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH), | |
85 | IRQ_TYPE_SENSE_MASK = 0x0000000f, | |
3fca40c7 | 86 | IRQ_TYPE_DEFAULT = IRQ_TYPE_SENSE_MASK, |
5d4d8fc9 TG |
87 | |
88 | IRQ_TYPE_PROBE = 0x00000010, | |
89 | ||
90 | IRQ_LEVEL = (1 << 8), | |
91 | IRQ_PER_CPU = (1 << 9), | |
92 | IRQ_NOPROBE = (1 << 10), | |
93 | IRQ_NOREQUEST = (1 << 11), | |
94 | IRQ_NOAUTOEN = (1 << 12), | |
95 | IRQ_NO_BALANCING = (1 << 13), | |
96 | IRQ_MOVE_PCNTXT = (1 << 14), | |
97 | IRQ_NESTED_THREAD = (1 << 15), | |
7f1b1244 | 98 | IRQ_NOTHREAD = (1 << 16), |
31d9d9b6 | 99 | IRQ_PER_CPU_DEVID = (1 << 17), |
b39898cd | 100 | IRQ_IS_POLLED = (1 << 18), |
5d4d8fc9 | 101 | }; |
950f4427 | 102 | |
44247184 TG |
103 | #define IRQF_MODIFY_MASK \ |
104 | (IRQ_TYPE_SENSE_MASK | IRQ_NOPROBE | IRQ_NOREQUEST | \ | |
872434d6 | 105 | IRQ_NOAUTOEN | IRQ_MOVE_PCNTXT | IRQ_LEVEL | IRQ_NO_BALANCING | \ |
b39898cd TG |
106 | IRQ_PER_CPU | IRQ_NESTED_THREAD | IRQ_NOTHREAD | IRQ_PER_CPU_DEVID | \ |
107 | IRQ_IS_POLLED) | |
44247184 | 108 | |
8f53f924 TG |
109 | #define IRQ_NO_BALANCING_MASK (IRQ_PER_CPU | IRQ_NO_BALANCING) |
110 | ||
3b8249e7 TG |
111 | /* |
112 | * Return value for chip->irq_set_affinity() | |
113 | * | |
114 | * IRQ_SET_MASK_OK - OK, core updates irq_data.affinity | |
115 | * IRQ_SET_MASK_NOCPY - OK, chip did update irq_data.affinity | |
116 | */ | |
117 | enum { | |
118 | IRQ_SET_MASK_OK = 0, | |
119 | IRQ_SET_MASK_OK_NOCOPY, | |
120 | }; | |
121 | ||
5b912c10 | 122 | struct msi_desc; |
08a543ad | 123 | struct irq_domain; |
6a6de9ef | 124 | |
ff7dcd44 TG |
125 | /** |
126 | * struct irq_data - per irq and irq chip data passed down to chip functions | |
966dc736 | 127 | * @mask: precomputed bitmask for accessing the chip registers |
ff7dcd44 | 128 | * @irq: interrupt number |
08a543ad | 129 | * @hwirq: hardware interrupt number, local to the interrupt domain |
ff7dcd44 | 130 | * @node: node index useful for balancing |
30398bf6 | 131 | * @state_use_accessors: status information for irq chip functions. |
91c49917 | 132 | * Use accessor functions to deal with it |
ff7dcd44 | 133 | * @chip: low level interrupt hardware access |
08a543ad GL |
134 | * @domain: Interrupt translation domain; responsible for mapping |
135 | * between hwirq number and linux irq number. | |
f8264e34 JL |
136 | * @parent_data: pointer to parent struct irq_data to support hierarchy |
137 | * irq_domain | |
ff7dcd44 TG |
138 | * @handler_data: per-IRQ data for the irq_chip methods |
139 | * @chip_data: platform-specific per-chip private data for the chip | |
140 | * methods, to allow shared chip implementations | |
141 | * @msi_desc: MSI descriptor | |
142 | * @affinity: IRQ affinity on SMP | |
ff7dcd44 TG |
143 | * |
144 | * The fields here need to overlay the ones in irq_desc until we | |
145 | * cleaned up the direct references and switched everything over to | |
146 | * irq_data. | |
147 | */ | |
148 | struct irq_data { | |
966dc736 | 149 | u32 mask; |
ff7dcd44 | 150 | unsigned int irq; |
08a543ad | 151 | unsigned long hwirq; |
ff7dcd44 | 152 | unsigned int node; |
91c49917 | 153 | unsigned int state_use_accessors; |
ff7dcd44 | 154 | struct irq_chip *chip; |
08a543ad | 155 | struct irq_domain *domain; |
f8264e34 JL |
156 | #ifdef CONFIG_IRQ_DOMAIN_HIERARCHY |
157 | struct irq_data *parent_data; | |
158 | #endif | |
ff7dcd44 TG |
159 | void *handler_data; |
160 | void *chip_data; | |
161 | struct msi_desc *msi_desc; | |
ff7dcd44 | 162 | cpumask_var_t affinity; |
ff7dcd44 TG |
163 | }; |
164 | ||
f230b6d5 TG |
165 | /* |
166 | * Bit masks for irq_data.state | |
167 | * | |
876dbd4c | 168 | * IRQD_TRIGGER_MASK - Mask for the trigger type bits |
f230b6d5 | 169 | * IRQD_SETAFFINITY_PENDING - Affinity setting is pending |
a005677b TG |
170 | * IRQD_NO_BALANCING - Balancing disabled for this IRQ |
171 | * IRQD_PER_CPU - Interrupt is per cpu | |
2bdd1055 | 172 | * IRQD_AFFINITY_SET - Interrupt affinity was set |
876dbd4c | 173 | * IRQD_LEVEL - Interrupt is level triggered |
7f94226f TG |
174 | * IRQD_WAKEUP_STATE - Interrupt is configured for wakeup |
175 | * from suspend | |
e1ef8241 TG |
176 | * IRDQ_MOVE_PCNTXT - Interrupt can be moved in process |
177 | * context | |
32f4125e TG |
178 | * IRQD_IRQ_DISABLED - Disabled state of the interrupt |
179 | * IRQD_IRQ_MASKED - Masked state of the interrupt | |
180 | * IRQD_IRQ_INPROGRESS - In progress state of the interrupt | |
b76f1674 | 181 | * IRQD_WAKEUP_ARMED - Wakeup mode armed |
f230b6d5 TG |
182 | */ |
183 | enum { | |
876dbd4c | 184 | IRQD_TRIGGER_MASK = 0xf, |
a005677b TG |
185 | IRQD_SETAFFINITY_PENDING = (1 << 8), |
186 | IRQD_NO_BALANCING = (1 << 10), | |
187 | IRQD_PER_CPU = (1 << 11), | |
2bdd1055 | 188 | IRQD_AFFINITY_SET = (1 << 12), |
876dbd4c | 189 | IRQD_LEVEL = (1 << 13), |
7f94226f | 190 | IRQD_WAKEUP_STATE = (1 << 14), |
e1ef8241 | 191 | IRQD_MOVE_PCNTXT = (1 << 15), |
801a0e9a | 192 | IRQD_IRQ_DISABLED = (1 << 16), |
32f4125e TG |
193 | IRQD_IRQ_MASKED = (1 << 17), |
194 | IRQD_IRQ_INPROGRESS = (1 << 18), | |
b76f1674 | 195 | IRQD_WAKEUP_ARMED = (1 << 19), |
f230b6d5 TG |
196 | }; |
197 | ||
198 | static inline bool irqd_is_setaffinity_pending(struct irq_data *d) | |
199 | { | |
200 | return d->state_use_accessors & IRQD_SETAFFINITY_PENDING; | |
201 | } | |
202 | ||
a005677b TG |
203 | static inline bool irqd_is_per_cpu(struct irq_data *d) |
204 | { | |
205 | return d->state_use_accessors & IRQD_PER_CPU; | |
206 | } | |
207 | ||
208 | static inline bool irqd_can_balance(struct irq_data *d) | |
209 | { | |
210 | return !(d->state_use_accessors & (IRQD_PER_CPU | IRQD_NO_BALANCING)); | |
211 | } | |
212 | ||
2bdd1055 TG |
213 | static inline bool irqd_affinity_was_set(struct irq_data *d) |
214 | { | |
215 | return d->state_use_accessors & IRQD_AFFINITY_SET; | |
216 | } | |
217 | ||
ee38c04b TG |
218 | static inline void irqd_mark_affinity_was_set(struct irq_data *d) |
219 | { | |
220 | d->state_use_accessors |= IRQD_AFFINITY_SET; | |
221 | } | |
222 | ||
876dbd4c TG |
223 | static inline u32 irqd_get_trigger_type(struct irq_data *d) |
224 | { | |
225 | return d->state_use_accessors & IRQD_TRIGGER_MASK; | |
226 | } | |
227 | ||
228 | /* | |
229 | * Must only be called inside irq_chip.irq_set_type() functions. | |
230 | */ | |
231 | static inline void irqd_set_trigger_type(struct irq_data *d, u32 type) | |
232 | { | |
233 | d->state_use_accessors &= ~IRQD_TRIGGER_MASK; | |
234 | d->state_use_accessors |= type & IRQD_TRIGGER_MASK; | |
235 | } | |
236 | ||
237 | static inline bool irqd_is_level_type(struct irq_data *d) | |
238 | { | |
239 | return d->state_use_accessors & IRQD_LEVEL; | |
240 | } | |
241 | ||
7f94226f TG |
242 | static inline bool irqd_is_wakeup_set(struct irq_data *d) |
243 | { | |
244 | return d->state_use_accessors & IRQD_WAKEUP_STATE; | |
245 | } | |
246 | ||
e1ef8241 TG |
247 | static inline bool irqd_can_move_in_process_context(struct irq_data *d) |
248 | { | |
249 | return d->state_use_accessors & IRQD_MOVE_PCNTXT; | |
250 | } | |
251 | ||
801a0e9a TG |
252 | static inline bool irqd_irq_disabled(struct irq_data *d) |
253 | { | |
254 | return d->state_use_accessors & IRQD_IRQ_DISABLED; | |
255 | } | |
256 | ||
32f4125e TG |
257 | static inline bool irqd_irq_masked(struct irq_data *d) |
258 | { | |
259 | return d->state_use_accessors & IRQD_IRQ_MASKED; | |
260 | } | |
261 | ||
262 | static inline bool irqd_irq_inprogress(struct irq_data *d) | |
263 | { | |
264 | return d->state_use_accessors & IRQD_IRQ_INPROGRESS; | |
265 | } | |
266 | ||
b76f1674 TG |
267 | static inline bool irqd_is_wakeup_armed(struct irq_data *d) |
268 | { | |
269 | return d->state_use_accessors & IRQD_WAKEUP_ARMED; | |
270 | } | |
271 | ||
272 | ||
9cff60df TG |
273 | /* |
274 | * Functions for chained handlers which can be enabled/disabled by the | |
275 | * standard disable_irq/enable_irq calls. Must be called with | |
276 | * irq_desc->lock held. | |
277 | */ | |
278 | static inline void irqd_set_chained_irq_inprogress(struct irq_data *d) | |
279 | { | |
280 | d->state_use_accessors |= IRQD_IRQ_INPROGRESS; | |
281 | } | |
282 | ||
283 | static inline void irqd_clr_chained_irq_inprogress(struct irq_data *d) | |
284 | { | |
285 | d->state_use_accessors &= ~IRQD_IRQ_INPROGRESS; | |
286 | } | |
287 | ||
a699e4e4 GL |
288 | static inline irq_hw_number_t irqd_to_hwirq(struct irq_data *d) |
289 | { | |
290 | return d->hwirq; | |
291 | } | |
292 | ||
8fee5c36 | 293 | /** |
6a6de9ef | 294 | * struct irq_chip - hardware interrupt chip descriptor |
8fee5c36 IM |
295 | * |
296 | * @name: name for /proc/interrupts | |
f8822657 TG |
297 | * @irq_startup: start up the interrupt (defaults to ->enable if NULL) |
298 | * @irq_shutdown: shut down the interrupt (defaults to ->disable if NULL) | |
299 | * @irq_enable: enable the interrupt (defaults to chip->unmask if NULL) | |
300 | * @irq_disable: disable the interrupt | |
301 | * @irq_ack: start of a new interrupt | |
302 | * @irq_mask: mask an interrupt source | |
303 | * @irq_mask_ack: ack and mask an interrupt source | |
304 | * @irq_unmask: unmask an interrupt source | |
305 | * @irq_eoi: end of interrupt | |
306 | * @irq_set_affinity: set the CPU affinity on SMP machines | |
307 | * @irq_retrigger: resend an IRQ to the CPU | |
308 | * @irq_set_type: set the flow type (IRQ_TYPE_LEVEL/etc.) of an IRQ | |
309 | * @irq_set_wake: enable/disable power-management wake-on of an IRQ | |
310 | * @irq_bus_lock: function to lock access to slow bus (i2c) chips | |
311 | * @irq_bus_sync_unlock:function to sync and unlock slow bus (i2c) chips | |
0fdb4b25 DD |
312 | * @irq_cpu_online: configure an interrupt source for a secondary CPU |
313 | * @irq_cpu_offline: un-configure an interrupt source for a secondary CPU | |
cfefd21e TG |
314 | * @irq_suspend: function called from core code on suspend once per chip |
315 | * @irq_resume: function called from core code on resume once per chip | |
316 | * @irq_pm_shutdown: function called from core code on shutdown once per chip | |
d0051816 | 317 | * @irq_calc_mask: Optional function to set irq_data.mask for special cases |
ab7798ff | 318 | * @irq_print_chip: optional to print special chip info in show_interrupts |
c1bacbae TG |
319 | * @irq_request_resources: optional to request resources before calling |
320 | * any other callback related to this irq | |
321 | * @irq_release_resources: optional to release resources acquired with | |
322 | * irq_request_resources | |
2bff17ad | 323 | * @flags: chip specific flags |
1da177e4 | 324 | */ |
6a6de9ef TG |
325 | struct irq_chip { |
326 | const char *name; | |
f8822657 TG |
327 | unsigned int (*irq_startup)(struct irq_data *data); |
328 | void (*irq_shutdown)(struct irq_data *data); | |
329 | void (*irq_enable)(struct irq_data *data); | |
330 | void (*irq_disable)(struct irq_data *data); | |
331 | ||
332 | void (*irq_ack)(struct irq_data *data); | |
333 | void (*irq_mask)(struct irq_data *data); | |
334 | void (*irq_mask_ack)(struct irq_data *data); | |
335 | void (*irq_unmask)(struct irq_data *data); | |
336 | void (*irq_eoi)(struct irq_data *data); | |
337 | ||
338 | int (*irq_set_affinity)(struct irq_data *data, const struct cpumask *dest, bool force); | |
339 | int (*irq_retrigger)(struct irq_data *data); | |
340 | int (*irq_set_type)(struct irq_data *data, unsigned int flow_type); | |
341 | int (*irq_set_wake)(struct irq_data *data, unsigned int on); | |
342 | ||
343 | void (*irq_bus_lock)(struct irq_data *data); | |
344 | void (*irq_bus_sync_unlock)(struct irq_data *data); | |
345 | ||
0fdb4b25 DD |
346 | void (*irq_cpu_online)(struct irq_data *data); |
347 | void (*irq_cpu_offline)(struct irq_data *data); | |
348 | ||
cfefd21e TG |
349 | void (*irq_suspend)(struct irq_data *data); |
350 | void (*irq_resume)(struct irq_data *data); | |
351 | void (*irq_pm_shutdown)(struct irq_data *data); | |
352 | ||
d0051816 TG |
353 | void (*irq_calc_mask)(struct irq_data *data); |
354 | ||
ab7798ff | 355 | void (*irq_print_chip)(struct irq_data *data, struct seq_file *p); |
c1bacbae TG |
356 | int (*irq_request_resources)(struct irq_data *data); |
357 | void (*irq_release_resources)(struct irq_data *data); | |
ab7798ff | 358 | |
2bff17ad | 359 | unsigned long flags; |
1da177e4 LT |
360 | }; |
361 | ||
d4d5e089 TG |
362 | /* |
363 | * irq_chip specific flags | |
364 | * | |
77694b40 TG |
365 | * IRQCHIP_SET_TYPE_MASKED: Mask before calling chip.irq_set_type() |
366 | * IRQCHIP_EOI_IF_HANDLED: Only issue irq_eoi() when irq was handled | |
d209a699 | 367 | * IRQCHIP_MASK_ON_SUSPEND: Mask non wake irqs in the suspend path |
b3d42232 TG |
368 | * IRQCHIP_ONOFFLINE_ENABLED: Only call irq_on/off_line callbacks |
369 | * when irq enabled | |
60f96b41 | 370 | * IRQCHIP_SKIP_SET_WAKE: Skip chip.irq_set_wake(), for this irq chip |
4f6e4f71 | 371 | * IRQCHIP_ONESHOT_SAFE: One shot does not require mask/unmask |
328a4978 | 372 | * IRQCHIP_EOI_THREADED: Chip requires eoi() on unmask in threaded mode |
d4d5e089 TG |
373 | */ |
374 | enum { | |
375 | IRQCHIP_SET_TYPE_MASKED = (1 << 0), | |
77694b40 | 376 | IRQCHIP_EOI_IF_HANDLED = (1 << 1), |
d209a699 | 377 | IRQCHIP_MASK_ON_SUSPEND = (1 << 2), |
b3d42232 | 378 | IRQCHIP_ONOFFLINE_ENABLED = (1 << 3), |
60f96b41 | 379 | IRQCHIP_SKIP_SET_WAKE = (1 << 4), |
dc9b229a | 380 | IRQCHIP_ONESHOT_SAFE = (1 << 5), |
328a4978 | 381 | IRQCHIP_EOI_THREADED = (1 << 6), |
d4d5e089 TG |
382 | }; |
383 | ||
e144710b TG |
384 | /* This include will go away once we isolated irq_desc usage to core code */ |
385 | #include <linux/irqdesc.h> | |
0b8f1efa | 386 | |
34ffdb72 IM |
387 | /* |
388 | * Pick up the arch-dependent methods: | |
389 | */ | |
390 | #include <asm/hw_irq.h> | |
1da177e4 | 391 | |
b683de2b TG |
392 | #ifndef NR_IRQS_LEGACY |
393 | # define NR_IRQS_LEGACY 0 | |
394 | #endif | |
395 | ||
1318a481 TG |
396 | #ifndef ARCH_IRQ_INIT_FLAGS |
397 | # define ARCH_IRQ_INIT_FLAGS 0 | |
398 | #endif | |
399 | ||
c1594b77 | 400 | #define IRQ_DEFAULT_INIT_FLAGS ARCH_IRQ_INIT_FLAGS |
1318a481 | 401 | |
e144710b | 402 | struct irqaction; |
06fcb0c6 | 403 | extern int setup_irq(unsigned int irq, struct irqaction *new); |
cbf94f06 | 404 | extern void remove_irq(unsigned int irq, struct irqaction *act); |
31d9d9b6 MZ |
405 | extern int setup_percpu_irq(unsigned int irq, struct irqaction *new); |
406 | extern void remove_percpu_irq(unsigned int irq, struct irqaction *act); | |
1da177e4 | 407 | |
0fdb4b25 DD |
408 | extern void irq_cpu_online(void); |
409 | extern void irq_cpu_offline(void); | |
01f8fa4f TG |
410 | extern int irq_set_affinity_locked(struct irq_data *data, |
411 | const struct cpumask *cpumask, bool force); | |
0fdb4b25 | 412 | |
3a3856d0 | 413 | #if defined(CONFIG_SMP) && defined(CONFIG_GENERIC_PENDING_IRQ) |
a439520f TG |
414 | void irq_move_irq(struct irq_data *data); |
415 | void irq_move_masked_irq(struct irq_data *data); | |
e144710b | 416 | #else |
a439520f TG |
417 | static inline void irq_move_irq(struct irq_data *data) { } |
418 | static inline void irq_move_masked_irq(struct irq_data *data) { } | |
e144710b | 419 | #endif |
54d5d424 | 420 | |
1da177e4 | 421 | extern int no_irq_affinity; |
1da177e4 | 422 | |
293a7a0a TG |
423 | #ifdef CONFIG_HARDIRQS_SW_RESEND |
424 | int irq_set_parent(int irq, int parent_irq); | |
425 | #else | |
426 | static inline int irq_set_parent(int irq, int parent_irq) | |
427 | { | |
428 | return 0; | |
429 | } | |
430 | #endif | |
431 | ||
6a6de9ef TG |
432 | /* |
433 | * Built-in IRQ handlers for various IRQ types, | |
bebd04cc | 434 | * callable via desc->handle_irq() |
6a6de9ef | 435 | */ |
ec701584 HH |
436 | extern void handle_level_irq(unsigned int irq, struct irq_desc *desc); |
437 | extern void handle_fasteoi_irq(unsigned int irq, struct irq_desc *desc); | |
438 | extern void handle_edge_irq(unsigned int irq, struct irq_desc *desc); | |
0521c8fb | 439 | extern void handle_edge_eoi_irq(unsigned int irq, struct irq_desc *desc); |
ec701584 HH |
440 | extern void handle_simple_irq(unsigned int irq, struct irq_desc *desc); |
441 | extern void handle_percpu_irq(unsigned int irq, struct irq_desc *desc); | |
31d9d9b6 | 442 | extern void handle_percpu_devid_irq(unsigned int irq, struct irq_desc *desc); |
ec701584 | 443 | extern void handle_bad_irq(unsigned int irq, struct irq_desc *desc); |
31b47cf7 | 444 | extern void handle_nested_irq(unsigned int irq); |
6a6de9ef | 445 | |
85f08c17 JL |
446 | #ifdef CONFIG_IRQ_DOMAIN_HIERARCHY |
447 | extern void irq_chip_ack_parent(struct irq_data *data); | |
448 | extern int irq_chip_retrigger_hierarchy(struct irq_data *data); | |
449 | #endif | |
450 | ||
6a6de9ef | 451 | /* Handling of unhandled and spurious interrupts: */ |
34ffdb72 | 452 | extern void note_interrupt(unsigned int irq, struct irq_desc *desc, |
bedd30d9 | 453 | irqreturn_t action_ret); |
1da177e4 | 454 | |
a4633adc | 455 | |
6a6de9ef TG |
456 | /* Enable/disable irq debugging output: */ |
457 | extern int noirqdebug_setup(char *str); | |
458 | ||
459 | /* Checks whether the interrupt can be requested by request_irq(): */ | |
460 | extern int can_request_irq(unsigned int irq, unsigned long irqflags); | |
461 | ||
f8b5473f | 462 | /* Dummy irq-chip implementations: */ |
6a6de9ef | 463 | extern struct irq_chip no_irq_chip; |
f8b5473f | 464 | extern struct irq_chip dummy_irq_chip; |
6a6de9ef | 465 | |
145fc655 | 466 | extern void |
3836ca08 | 467 | irq_set_chip_and_handler_name(unsigned int irq, struct irq_chip *chip, |
a460e745 IM |
468 | irq_flow_handler_t handle, const char *name); |
469 | ||
3836ca08 TG |
470 | static inline void irq_set_chip_and_handler(unsigned int irq, struct irq_chip *chip, |
471 | irq_flow_handler_t handle) | |
472 | { | |
473 | irq_set_chip_and_handler_name(irq, chip, handle, NULL); | |
474 | } | |
475 | ||
31d9d9b6 MZ |
476 | extern int irq_set_percpu_devid(unsigned int irq); |
477 | ||
6a6de9ef | 478 | extern void |
3836ca08 | 479 | __irq_set_handler(unsigned int irq, irq_flow_handler_t handle, int is_chained, |
a460e745 | 480 | const char *name); |
1da177e4 | 481 | |
6a6de9ef | 482 | static inline void |
3836ca08 | 483 | irq_set_handler(unsigned int irq, irq_flow_handler_t handle) |
6a6de9ef | 484 | { |
3836ca08 | 485 | __irq_set_handler(irq, handle, 0, NULL); |
6a6de9ef TG |
486 | } |
487 | ||
488 | /* | |
489 | * Set a highlevel chained flow handler for a given IRQ. | |
490 | * (a chained handler is automatically enabled and set to | |
7f1b1244 | 491 | * IRQ_NOREQUEST, IRQ_NOPROBE, and IRQ_NOTHREAD) |
6a6de9ef TG |
492 | */ |
493 | static inline void | |
3836ca08 | 494 | irq_set_chained_handler(unsigned int irq, irq_flow_handler_t handle) |
6a6de9ef | 495 | { |
3836ca08 | 496 | __irq_set_handler(irq, handle, 1, NULL); |
6a6de9ef TG |
497 | } |
498 | ||
44247184 TG |
499 | void irq_modify_status(unsigned int irq, unsigned long clr, unsigned long set); |
500 | ||
501 | static inline void irq_set_status_flags(unsigned int irq, unsigned long set) | |
502 | { | |
503 | irq_modify_status(irq, 0, set); | |
504 | } | |
505 | ||
506 | static inline void irq_clear_status_flags(unsigned int irq, unsigned long clr) | |
507 | { | |
508 | irq_modify_status(irq, clr, 0); | |
509 | } | |
510 | ||
a0cd9ca2 | 511 | static inline void irq_set_noprobe(unsigned int irq) |
44247184 TG |
512 | { |
513 | irq_modify_status(irq, 0, IRQ_NOPROBE); | |
514 | } | |
515 | ||
a0cd9ca2 | 516 | static inline void irq_set_probe(unsigned int irq) |
44247184 TG |
517 | { |
518 | irq_modify_status(irq, IRQ_NOPROBE, 0); | |
519 | } | |
46f4f8f6 | 520 | |
7f1b1244 PM |
521 | static inline void irq_set_nothread(unsigned int irq) |
522 | { | |
523 | irq_modify_status(irq, 0, IRQ_NOTHREAD); | |
524 | } | |
525 | ||
526 | static inline void irq_set_thread(unsigned int irq) | |
527 | { | |
528 | irq_modify_status(irq, IRQ_NOTHREAD, 0); | |
529 | } | |
530 | ||
6f91a52d TG |
531 | static inline void irq_set_nested_thread(unsigned int irq, bool nest) |
532 | { | |
533 | if (nest) | |
534 | irq_set_status_flags(irq, IRQ_NESTED_THREAD); | |
535 | else | |
536 | irq_clear_status_flags(irq, IRQ_NESTED_THREAD); | |
537 | } | |
538 | ||
31d9d9b6 MZ |
539 | static inline void irq_set_percpu_devid_flags(unsigned int irq) |
540 | { | |
541 | irq_set_status_flags(irq, | |
542 | IRQ_NOAUTOEN | IRQ_PER_CPU | IRQ_NOTHREAD | | |
543 | IRQ_NOPROBE | IRQ_PER_CPU_DEVID); | |
544 | } | |
545 | ||
3a16d713 | 546 | /* Set/get chip/data for an IRQ: */ |
a0cd9ca2 TG |
547 | extern int irq_set_chip(unsigned int irq, struct irq_chip *chip); |
548 | extern int irq_set_handler_data(unsigned int irq, void *data); | |
549 | extern int irq_set_chip_data(unsigned int irq, void *data); | |
550 | extern int irq_set_irq_type(unsigned int irq, unsigned int type); | |
551 | extern int irq_set_msi_desc(unsigned int irq, struct msi_desc *entry); | |
51906e77 AG |
552 | extern int irq_set_msi_desc_off(unsigned int irq_base, unsigned int irq_offset, |
553 | struct msi_desc *entry); | |
f303a6dd | 554 | extern struct irq_data *irq_get_irq_data(unsigned int irq); |
dd87eb3a | 555 | |
a0cd9ca2 | 556 | static inline struct irq_chip *irq_get_chip(unsigned int irq) |
f303a6dd TG |
557 | { |
558 | struct irq_data *d = irq_get_irq_data(irq); | |
559 | return d ? d->chip : NULL; | |
560 | } | |
561 | ||
562 | static inline struct irq_chip *irq_data_get_irq_chip(struct irq_data *d) | |
563 | { | |
564 | return d->chip; | |
565 | } | |
566 | ||
a0cd9ca2 | 567 | static inline void *irq_get_chip_data(unsigned int irq) |
f303a6dd TG |
568 | { |
569 | struct irq_data *d = irq_get_irq_data(irq); | |
570 | return d ? d->chip_data : NULL; | |
571 | } | |
572 | ||
573 | static inline void *irq_data_get_irq_chip_data(struct irq_data *d) | |
574 | { | |
575 | return d->chip_data; | |
576 | } | |
577 | ||
a0cd9ca2 | 578 | static inline void *irq_get_handler_data(unsigned int irq) |
f303a6dd TG |
579 | { |
580 | struct irq_data *d = irq_get_irq_data(irq); | |
581 | return d ? d->handler_data : NULL; | |
582 | } | |
583 | ||
a0cd9ca2 | 584 | static inline void *irq_data_get_irq_handler_data(struct irq_data *d) |
f303a6dd TG |
585 | { |
586 | return d->handler_data; | |
587 | } | |
588 | ||
a0cd9ca2 | 589 | static inline struct msi_desc *irq_get_msi_desc(unsigned int irq) |
f303a6dd TG |
590 | { |
591 | struct irq_data *d = irq_get_irq_data(irq); | |
592 | return d ? d->msi_desc : NULL; | |
593 | } | |
594 | ||
595 | static inline struct msi_desc *irq_data_get_msi(struct irq_data *d) | |
596 | { | |
597 | return d->msi_desc; | |
598 | } | |
599 | ||
1f6236bf JMC |
600 | static inline u32 irq_get_trigger_type(unsigned int irq) |
601 | { | |
602 | struct irq_data *d = irq_get_irq_data(irq); | |
603 | return d ? irqd_get_trigger_type(d) : 0; | |
604 | } | |
605 | ||
62a08ae2 TG |
606 | unsigned int arch_dynirq_lower_bound(unsigned int from); |
607 | ||
b6873807 SAS |
608 | int __irq_alloc_descs(int irq, unsigned int from, unsigned int cnt, int node, |
609 | struct module *owner); | |
610 | ||
ec53cf23 PG |
611 | /* use macros to avoid needing export.h for THIS_MODULE */ |
612 | #define irq_alloc_descs(irq, from, cnt, node) \ | |
613 | __irq_alloc_descs(irq, from, cnt, node, THIS_MODULE) | |
b6873807 | 614 | |
ec53cf23 PG |
615 | #define irq_alloc_desc(node) \ |
616 | irq_alloc_descs(-1, 0, 1, node) | |
1f5a5b87 | 617 | |
ec53cf23 PG |
618 | #define irq_alloc_desc_at(at, node) \ |
619 | irq_alloc_descs(at, at, 1, node) | |
1f5a5b87 | 620 | |
ec53cf23 PG |
621 | #define irq_alloc_desc_from(from, node) \ |
622 | irq_alloc_descs(-1, from, 1, node) | |
1f5a5b87 | 623 | |
51906e77 AG |
624 | #define irq_alloc_descs_from(from, cnt, node) \ |
625 | irq_alloc_descs(-1, from, cnt, node) | |
626 | ||
ec53cf23 | 627 | void irq_free_descs(unsigned int irq, unsigned int cnt); |
1f5a5b87 TG |
628 | static inline void irq_free_desc(unsigned int irq) |
629 | { | |
630 | irq_free_descs(irq, 1); | |
631 | } | |
632 | ||
7b6ef126 TG |
633 | #ifdef CONFIG_GENERIC_IRQ_LEGACY_ALLOC_HWIRQ |
634 | unsigned int irq_alloc_hwirqs(int cnt, int node); | |
635 | static inline unsigned int irq_alloc_hwirq(int node) | |
636 | { | |
637 | return irq_alloc_hwirqs(1, node); | |
638 | } | |
639 | void irq_free_hwirqs(unsigned int from, int cnt); | |
640 | static inline void irq_free_hwirq(unsigned int irq) | |
641 | { | |
642 | return irq_free_hwirqs(irq, 1); | |
643 | } | |
644 | int arch_setup_hwirq(unsigned int irq, int node); | |
645 | void arch_teardown_hwirq(unsigned int irq); | |
646 | #endif | |
647 | ||
c940e01c TG |
648 | #ifdef CONFIG_GENERIC_IRQ_LEGACY |
649 | void irq_init_desc(unsigned int irq); | |
650 | #endif | |
651 | ||
7d828062 TG |
652 | #ifndef irq_reg_writel |
653 | # define irq_reg_writel(val, addr) writel(val, addr) | |
654 | #endif | |
655 | #ifndef irq_reg_readl | |
656 | # define irq_reg_readl(addr) readl(addr) | |
657 | #endif | |
658 | ||
659 | /** | |
660 | * struct irq_chip_regs - register offsets for struct irq_gci | |
661 | * @enable: Enable register offset to reg_base | |
662 | * @disable: Disable register offset to reg_base | |
663 | * @mask: Mask register offset to reg_base | |
664 | * @ack: Ack register offset to reg_base | |
665 | * @eoi: Eoi register offset to reg_base | |
666 | * @type: Type configuration register offset to reg_base | |
667 | * @polarity: Polarity configuration register offset to reg_base | |
668 | */ | |
669 | struct irq_chip_regs { | |
670 | unsigned long enable; | |
671 | unsigned long disable; | |
672 | unsigned long mask; | |
673 | unsigned long ack; | |
674 | unsigned long eoi; | |
675 | unsigned long type; | |
676 | unsigned long polarity; | |
677 | }; | |
678 | ||
679 | /** | |
680 | * struct irq_chip_type - Generic interrupt chip instance for a flow type | |
681 | * @chip: The real interrupt chip which provides the callbacks | |
682 | * @regs: Register offsets for this chip | |
683 | * @handler: Flow handler associated with this chip | |
684 | * @type: Chip can handle these flow types | |
899f0e66 GF |
685 | * @mask_cache_priv: Cached mask register private to the chip type |
686 | * @mask_cache: Pointer to cached mask register | |
7d828062 TG |
687 | * |
688 | * A irq_generic_chip can have several instances of irq_chip_type when | |
689 | * it requires different functions and register offsets for different | |
690 | * flow types. | |
691 | */ | |
692 | struct irq_chip_type { | |
693 | struct irq_chip chip; | |
694 | struct irq_chip_regs regs; | |
695 | irq_flow_handler_t handler; | |
696 | u32 type; | |
899f0e66 GF |
697 | u32 mask_cache_priv; |
698 | u32 *mask_cache; | |
7d828062 TG |
699 | }; |
700 | ||
701 | /** | |
702 | * struct irq_chip_generic - Generic irq chip data structure | |
703 | * @lock: Lock to protect register and cache data access | |
704 | * @reg_base: Register base address (virtual) | |
705 | * @irq_base: Interrupt base nr for this chip | |
706 | * @irq_cnt: Number of interrupts handled by this chip | |
899f0e66 | 707 | * @mask_cache: Cached mask register shared between all chip types |
7d828062 TG |
708 | * @type_cache: Cached type register |
709 | * @polarity_cache: Cached polarity register | |
710 | * @wake_enabled: Interrupt can wakeup from suspend | |
711 | * @wake_active: Interrupt is marked as an wakeup from suspend source | |
712 | * @num_ct: Number of available irq_chip_type instances (usually 1) | |
713 | * @private: Private data for non generic chip callbacks | |
088f40b7 | 714 | * @installed: bitfield to denote installed interrupts |
e8bd834f | 715 | * @unused: bitfield to denote unused interrupts |
088f40b7 | 716 | * @domain: irq domain pointer |
cfefd21e | 717 | * @list: List head for keeping track of instances |
7d828062 TG |
718 | * @chip_types: Array of interrupt irq_chip_types |
719 | * | |
720 | * Note, that irq_chip_generic can have multiple irq_chip_type | |
721 | * implementations which can be associated to a particular irq line of | |
722 | * an irq_chip_generic instance. That allows to share and protect | |
723 | * state in an irq_chip_generic instance when we need to implement | |
724 | * different flow mechanisms (level/edge) for it. | |
725 | */ | |
726 | struct irq_chip_generic { | |
727 | raw_spinlock_t lock; | |
728 | void __iomem *reg_base; | |
729 | unsigned int irq_base; | |
730 | unsigned int irq_cnt; | |
731 | u32 mask_cache; | |
732 | u32 type_cache; | |
733 | u32 polarity_cache; | |
734 | u32 wake_enabled; | |
735 | u32 wake_active; | |
736 | unsigned int num_ct; | |
737 | void *private; | |
088f40b7 | 738 | unsigned long installed; |
e8bd834f | 739 | unsigned long unused; |
088f40b7 | 740 | struct irq_domain *domain; |
cfefd21e | 741 | struct list_head list; |
7d828062 TG |
742 | struct irq_chip_type chip_types[0]; |
743 | }; | |
744 | ||
745 | /** | |
746 | * enum irq_gc_flags - Initialization flags for generic irq chips | |
747 | * @IRQ_GC_INIT_MASK_CACHE: Initialize the mask_cache by reading mask reg | |
748 | * @IRQ_GC_INIT_NESTED_LOCK: Set the lock class of the irqs to nested for | |
749 | * irq chips which need to call irq_set_wake() on | |
750 | * the parent irq. Usually GPIO implementations | |
af80b0fe | 751 | * @IRQ_GC_MASK_CACHE_PER_TYPE: Mask cache is chip type private |
966dc736 | 752 | * @IRQ_GC_NO_MASK: Do not calculate irq_data->mask |
7d828062 TG |
753 | */ |
754 | enum irq_gc_flags { | |
755 | IRQ_GC_INIT_MASK_CACHE = 1 << 0, | |
756 | IRQ_GC_INIT_NESTED_LOCK = 1 << 1, | |
af80b0fe | 757 | IRQ_GC_MASK_CACHE_PER_TYPE = 1 << 2, |
966dc736 | 758 | IRQ_GC_NO_MASK = 1 << 3, |
7d828062 TG |
759 | }; |
760 | ||
088f40b7 TG |
761 | /* |
762 | * struct irq_domain_chip_generic - Generic irq chip data structure for irq domains | |
763 | * @irqs_per_chip: Number of interrupts per chip | |
764 | * @num_chips: Number of chips | |
765 | * @irq_flags_to_set: IRQ* flags to set on irq setup | |
766 | * @irq_flags_to_clear: IRQ* flags to clear on irq setup | |
767 | * @gc_flags: Generic chip specific setup flags | |
768 | * @gc: Array of pointers to generic interrupt chips | |
769 | */ | |
770 | struct irq_domain_chip_generic { | |
771 | unsigned int irqs_per_chip; | |
772 | unsigned int num_chips; | |
773 | unsigned int irq_flags_to_clear; | |
774 | unsigned int irq_flags_to_set; | |
775 | enum irq_gc_flags gc_flags; | |
776 | struct irq_chip_generic *gc[0]; | |
777 | }; | |
778 | ||
7d828062 TG |
779 | /* Generic chip callback functions */ |
780 | void irq_gc_noop(struct irq_data *d); | |
781 | void irq_gc_mask_disable_reg(struct irq_data *d); | |
782 | void irq_gc_mask_set_bit(struct irq_data *d); | |
783 | void irq_gc_mask_clr_bit(struct irq_data *d); | |
784 | void irq_gc_unmask_enable_reg(struct irq_data *d); | |
659fb32d SG |
785 | void irq_gc_ack_set_bit(struct irq_data *d); |
786 | void irq_gc_ack_clr_bit(struct irq_data *d); | |
7d828062 TG |
787 | void irq_gc_mask_disable_reg_and_ack(struct irq_data *d); |
788 | void irq_gc_eoi(struct irq_data *d); | |
789 | int irq_gc_set_wake(struct irq_data *d, unsigned int on); | |
790 | ||
791 | /* Setup functions for irq_chip_generic */ | |
a5152c8a BB |
792 | int irq_map_generic_chip(struct irq_domain *d, unsigned int virq, |
793 | irq_hw_number_t hw_irq); | |
7d828062 TG |
794 | struct irq_chip_generic * |
795 | irq_alloc_generic_chip(const char *name, int nr_ct, unsigned int irq_base, | |
796 | void __iomem *reg_base, irq_flow_handler_t handler); | |
797 | void irq_setup_generic_chip(struct irq_chip_generic *gc, u32 msk, | |
798 | enum irq_gc_flags flags, unsigned int clr, | |
799 | unsigned int set); | |
800 | int irq_setup_alt_chip(struct irq_data *d, unsigned int type); | |
cfefd21e TG |
801 | void irq_remove_generic_chip(struct irq_chip_generic *gc, u32 msk, |
802 | unsigned int clr, unsigned int set); | |
7d828062 | 803 | |
088f40b7 TG |
804 | struct irq_chip_generic *irq_get_domain_generic_chip(struct irq_domain *d, unsigned int hw_irq); |
805 | int irq_alloc_domain_generic_chips(struct irq_domain *d, int irqs_per_chip, | |
806 | int num_ct, const char *name, | |
807 | irq_flow_handler_t handler, | |
808 | unsigned int clr, unsigned int set, | |
809 | enum irq_gc_flags flags); | |
810 | ||
811 | ||
7d828062 TG |
812 | static inline struct irq_chip_type *irq_data_get_chip_type(struct irq_data *d) |
813 | { | |
814 | return container_of(d->chip, struct irq_chip_type, chip); | |
815 | } | |
816 | ||
817 | #define IRQ_MSK(n) (u32)((n) < 32 ? ((1 << (n)) - 1) : UINT_MAX) | |
818 | ||
819 | #ifdef CONFIG_SMP | |
820 | static inline void irq_gc_lock(struct irq_chip_generic *gc) | |
821 | { | |
822 | raw_spin_lock(&gc->lock); | |
823 | } | |
824 | ||
825 | static inline void irq_gc_unlock(struct irq_chip_generic *gc) | |
826 | { | |
827 | raw_spin_unlock(&gc->lock); | |
828 | } | |
829 | #else | |
830 | static inline void irq_gc_lock(struct irq_chip_generic *gc) { } | |
831 | static inline void irq_gc_unlock(struct irq_chip_generic *gc) { } | |
832 | #endif | |
833 | ||
06fcb0c6 | 834 | #endif /* _LINUX_IRQ_H */ |