]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - include/linux/irqchip/arm-gic.h
Merge remote-tracking branches 'asoc/topic/adsp', 'asoc/topic/ak4613', 'asoc/topic...
[mirror_ubuntu-bionic-kernel.git] / include / linux / irqchip / arm-gic.h
CommitLineData
f27ecacc 1/*
520f7bd7 2 * include/linux/irqchip/arm-gic.h
f27ecacc
RK
3 *
4 * Copyright (C) 2002 ARM Limited, All Rights Reserved.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
520f7bd7
RH
10#ifndef __LINUX_IRQCHIP_ARM_GIC_H
11#define __LINUX_IRQCHIP_ARM_GIC_H
f27ecacc 12
f27ecacc
RK
13#define GIC_CPU_CTRL 0x00
14#define GIC_CPU_PRIMASK 0x04
15#define GIC_CPU_BINPOINT 0x08
16#define GIC_CPU_INTACK 0x0c
17#define GIC_CPU_EOI 0x10
18#define GIC_CPU_RUNNINGPRI 0x14
19#define GIC_CPU_HIGHPRI 0x18
0307e177
CD
20#define GIC_CPU_ALIAS_BINPOINT 0x1c
21#define GIC_CPU_ACTIVEPRIO 0xd0
22#define GIC_CPU_IDENT 0xfc
0b996fd3 23#define GIC_CPU_DEACTIVATE 0x1000
f27ecacc 24
e5f81539
FK
25#define GICC_ENABLE 0x1
26#define GICC_INT_PRI_THRESHOLD 0xf0
0b996fd3
MZ
27
28#define GIC_CPU_CTRL_EOImodeNS (1 << 9)
29
b8802f76 30#define GICC_IAR_INT_ID_MASK 0x3ff
e5f81539 31#define GICC_INT_SPURIOUS 1023
32289506 32#define GICC_DIS_BYPASS_MASK 0x1e0
b8802f76 33
f27ecacc
RK
34#define GIC_DIST_CTRL 0x000
35#define GIC_DIST_CTR 0x004
2b0cda87 36#define GIC_DIST_IIDR 0x008
7c7945a8 37#define GIC_DIST_IGROUP 0x080
f27ecacc
RK
38#define GIC_DIST_ENABLE_SET 0x100
39#define GIC_DIST_ENABLE_CLEAR 0x180
40#define GIC_DIST_PENDING_SET 0x200
41#define GIC_DIST_PENDING_CLEAR 0x280
7c7945a8
CD
42#define GIC_DIST_ACTIVE_SET 0x300
43#define GIC_DIST_ACTIVE_CLEAR 0x380
f27ecacc
RK
44#define GIC_DIST_PRI 0x400
45#define GIC_DIST_TARGET 0x800
46#define GIC_DIST_CONFIG 0xc00
47#define GIC_DIST_SOFTINT 0xf00
1a6b69b6
NP
48#define GIC_DIST_SGI_PENDING_CLEAR 0xf10
49#define GIC_DIST_SGI_PENDING_SET 0xf20
f27ecacc 50
e5f81539
FK
51#define GICD_ENABLE 0x1
52#define GICD_DISABLE 0x0
53#define GICD_INT_ACTLOW_LVLTRIG 0x0
54#define GICD_INT_EN_CLR_X32 0xffffffff
55#define GICD_INT_EN_SET_SGI 0x0000ffff
56#define GICD_INT_EN_CLR_PPI 0xffff0000
57#define GICD_INT_DEF_PRI 0xa0
58#define GICD_INT_DEF_PRI_X4 ((GICD_INT_DEF_PRI << 24) |\
59 (GICD_INT_DEF_PRI << 16) |\
60 (GICD_INT_DEF_PRI << 8) |\
61 GICD_INT_DEF_PRI)
62
fdf77a72
MZ
63#define GICH_HCR 0x0
64#define GICH_VTR 0x4
65#define GICH_VMCR 0x8
66#define GICH_MISR 0x10
67#define GICH_EISR0 0x20
68#define GICH_EISR1 0x24
69#define GICH_ELRSR0 0x30
70#define GICH_ELRSR1 0x34
71#define GICH_APR 0xf0
72#define GICH_LR0 0x100
73
74#define GICH_HCR_EN (1 << 0)
75#define GICH_HCR_UIE (1 << 1)
76
77#define GICH_LR_VIRTUALID (0x3ff << 0)
78#define GICH_LR_PHYSID_CPUID_SHIFT (10)
fb182cf8 79#define GICH_LR_PHYSID_CPUID (0x3ff << GICH_LR_PHYSID_CPUID_SHIFT)
140b086d 80#define GICH_LR_PRIORITY_SHIFT 23
fdf77a72
MZ
81#define GICH_LR_STATE (3 << 28)
82#define GICH_LR_PENDING_BIT (1 << 28)
83#define GICH_LR_ACTIVE_BIT (1 << 29)
84#define GICH_LR_EOI (1 << 19)
fb182cf8 85#define GICH_LR_HW (1 << 31)
fdf77a72 86
0307e177
CD
87#define GICH_VMCR_CTRL_SHIFT 0
88#define GICH_VMCR_CTRL_MASK (0x21f << GICH_VMCR_CTRL_SHIFT)
89#define GICH_VMCR_PRIMASK_SHIFT 27
90#define GICH_VMCR_PRIMASK_MASK (0x1f << GICH_VMCR_PRIMASK_SHIFT)
91#define GICH_VMCR_BINPOINT_SHIFT 21
92#define GICH_VMCR_BINPOINT_MASK (0x7 << GICH_VMCR_BINPOINT_SHIFT)
93#define GICH_VMCR_ALIAS_BINPOINT_SHIFT 18
94#define GICH_VMCR_ALIAS_BINPOINT_MASK (0x7 << GICH_VMCR_ALIAS_BINPOINT_SHIFT)
95
fdf77a72
MZ
96#define GICH_MISR_EOI (1 << 0)
97#define GICH_MISR_U (1 << 1)
98
6d56111c
CD
99#define GICV_PMR_PRIORITY_SHIFT 3
100#define GICV_PMR_PRIORITY_MASK (0x1f << GICV_PMR_PRIORITY_SHIFT)
101
a96ab039
MZ
102#ifndef __ASSEMBLY__
103
df870c78
JC
104#include <linux/irqdomain.h>
105
4294f8ba 106struct device_node;
cdbb813d 107struct gic_chip_data;
4294f8ba 108
b3a1bde4 109void gic_cascade_irq(unsigned int gic_nr, unsigned int irq);
4c2880b3 110int gic_cpu_if_down(unsigned int gic_nr);
cdbb813d
JH
111void gic_cpu_save(struct gic_chip_data *gic);
112void gic_cpu_restore(struct gic_chip_data *gic);
113void gic_dist_save(struct gic_chip_data *gic);
114void gic_dist_restore(struct gic_chip_data *gic);
e807acbc 115
8673c1d7
LW
116/*
117 * Subdrivers that need some preparatory work can initialize their
118 * chips and call this to register their GICs.
119 */
120int gic_of_init(struct device_node *node, struct device_node *parent);
121
9c8edddf
JH
122/*
123 * Initialises and registers a non-root or child GIC chip. Memory for
124 * the gic_chip_data structure is dynamically allocated.
125 */
126int gic_of_init_child(struct device *dev, struct gic_chip_data **gic, int irq);
127
8673c1d7
LW
128/*
129 * Legacy platforms not converted to DT yet must use this to init
130 * their GIC
131 */
e81a7cd9
MZ
132void gic_init(unsigned int nr, int start,
133 void __iomem *dist , void __iomem *cpu);
db0d4db2 134
0644b3da
SS
135int gicv2m_init(struct fwnode_handle *parent_handle,
136 struct irq_domain *parent);
853a33ce 137
14d2ca61 138void gic_send_sgi(unsigned int cpu_id, unsigned int irq);
ed96762e 139int gic_get_cpu_id(unsigned int cpu);
1a6b69b6 140void gic_migrate_target(unsigned int new_cpu_id);
eeb44658 141unsigned long gic_get_sgir_physaddr(void);
1a6b69b6 142
a96ab039 143#endif /* __ASSEMBLY */
f27ecacc 144#endif