]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - include/linux/irqdomain.h
genirq/irqdomain: Add map counter
[mirror_ubuntu-artful-kernel.git] / include / linux / irqdomain.h
CommitLineData
08a543ad
GL
1/*
2 * irq_domain - IRQ translation domains
3 *
4 * Translation infrastructure between hw and linux irq numbers. This is
5 * helpful for interrupt controllers to implement mapping between hardware
6 * irq numbers and the Linux irq number space.
7 *
e7a46c81
MZ
8 * irq_domains also have hooks for translating device tree or other
9 * firmware interrupt representations into a hardware irq number that
10 * can be mapped back to a Linux irq number without any extra platform
11 * support code.
08a543ad 12 *
7bb69bad
GL
13 * Interrupt controller "domain" data structure. This could be defined as a
14 * irq domain controller. That is, it handles the mapping between hardware
15 * and virtual interrupt numbers for a given interrupt domain. The domain
16 * structure is generally created by the PIC code for a given PIC instance
17 * (though a domain can cover more than one PIC if they have a flat number
18 * model). It's the domain callbacks that are responsible for setting the
19 * irq_chip on a given irq_desc after it's been mapped.
cc79ca69 20 *
e7a46c81
MZ
21 * The host code and data structures use a fwnode_handle pointer to
22 * identify the domain. In some cases, and in order to preserve source
23 * code compatibility, this fwnode pointer is "upgraded" to a DT
24 * device_node. For those firmware infrastructures that do not provide
25 * a unique identifier for an interrupt controller, the irq_domain
26 * code offers a fwnode allocator.
08a543ad 27 */
7bb69bad 28
08a543ad
GL
29#ifndef _LINUX_IRQDOMAIN_H
30#define _LINUX_IRQDOMAIN_H
31
7bb69bad 32#include <linux/types.h>
1b537708 33#include <linux/irqhandler.h>
f110711a 34#include <linux/of.h>
7bb69bad 35#include <linux/radix-tree.h>
08a543ad 36
08a543ad
GL
37struct device_node;
38struct irq_domain;
7bb69bad 39struct of_device_id;
f8264e34
JL
40struct irq_chip;
41struct irq_data;
06ee6d57 42struct cpumask;
7bb69bad 43
1bc04f2c
GL
44/* Number of irqs reserved for a legacy isa controller */
45#define NUM_ISA_INTERRUPTS 16
46
11e4438e
MZ
47#define IRQ_DOMAIN_IRQ_SPEC_PARAMS 16
48
49/**
50 * struct irq_fwspec - generic IRQ specifier structure
51 *
52 * @fwnode: Pointer to a firmware-specific descriptor
53 * @param_count: Number of device-specific parameters
54 * @param: Device-specific parameters
55 *
56 * This structure, directly modeled after of_phandle_args, is used to
57 * pass a device-specific description of an interrupt.
58 */
59struct irq_fwspec {
60 struct fwnode_handle *fwnode;
61 int param_count;
62 u32 param[IRQ_DOMAIN_IRQ_SPEC_PARAMS];
63};
64
ad3aedfb
MZ
65/*
66 * Should several domains have the same device node, but serve
67 * different purposes (for example one domain is for PCI/MSI, and the
68 * other for wired IRQs), they can be distinguished using a
69 * bus-specific token. Most domains are expected to only carry
70 * DOMAIN_BUS_ANY.
71 */
72enum irq_domain_bus_token {
73 DOMAIN_BUS_ANY = 0,
530cbe10 74 DOMAIN_BUS_WIRED,
0380839d 75 DOMAIN_BUS_PCI_MSI,
c706c239 76 DOMAIN_BUS_PLATFORM_MSI,
a5716070 77 DOMAIN_BUS_NEXUS,
29d5c8db 78 DOMAIN_BUS_IPI,
9b1b282c 79 DOMAIN_BUS_FSL_MC_MSI,
ad3aedfb
MZ
80};
81
08a543ad
GL
82/**
83 * struct irq_domain_ops - Methods for irq_domain objects
7bb69bad
GL
84 * @match: Match an interrupt controller device node to a host, returns
85 * 1 on a match
86 * @map: Create or update a mapping between a virtual irq number and a hw
87 * irq number. This is called only once for a given mapping.
88 * @unmap: Dispose of such a mapping
7bb69bad
GL
89 * @xlate: Given a device tree node and interrupt specifier, decode
90 * the hardware irq number and linux irq type value.
91 *
92 * Functions below are provided by the driver and called whenever a new mapping
93 * is created or an old mapping is disposed. The driver can then proceed to
94 * whatever internal data structures management is required. It also needs
95 * to setup the irq_desc when returning from map().
08a543ad
GL
96 */
97struct irq_domain_ops {
ad3aedfb
MZ
98 int (*match)(struct irq_domain *d, struct device_node *node,
99 enum irq_domain_bus_token bus_token);
651e8b54
MZ
100 int (*select)(struct irq_domain *d, struct irq_fwspec *fwspec,
101 enum irq_domain_bus_token bus_token);
7bb69bad
GL
102 int (*map)(struct irq_domain *d, unsigned int virq, irq_hw_number_t hw);
103 void (*unmap)(struct irq_domain *d, unsigned int virq);
7bb69bad
GL
104 int (*xlate)(struct irq_domain *d, struct device_node *node,
105 const u32 *intspec, unsigned int intsize,
106 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34
JL
107
108#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
109 /* extended V2 interfaces to support hierarchy irq_domains */
110 int (*alloc)(struct irq_domain *d, unsigned int virq,
111 unsigned int nr_irqs, void *arg);
112 void (*free)(struct irq_domain *d, unsigned int virq,
113 unsigned int nr_irqs);
114 void (*activate)(struct irq_domain *d, struct irq_data *irq_data);
115 void (*deactivate)(struct irq_domain *d, struct irq_data *irq_data);
11e4438e
MZ
116 int (*translate)(struct irq_domain *d, struct irq_fwspec *fwspec,
117 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34 118#endif
08a543ad
GL
119};
120
088f40b7
TG
121extern struct irq_domain_ops irq_generic_chip_ops;
122
123struct irq_domain_chip_generic;
124
08a543ad
GL
125/**
126 * struct irq_domain - Hardware interrupt number translation object
7bb69bad 127 * @link: Element in global irq_domain list.
1aa0dd94 128 * @name: Name of interrupt domain
7bb69bad
GL
129 * @ops: pointer to irq_domain methods
130 * @host_data: private data pointer for use by owner. Not touched by irq_domain
131 * core code.
f8264e34 132 * @flags: host per irq_domain flags
9dc6be3d 133 * @mapcount: The number of mapped interrupts
1aa0dd94
GL
134 *
135 * Optional elements
136 * @of_node: Pointer to device tree nodes associated with the irq_domain. Used
137 * when decoding device tree interrupt specifiers.
138 * @gc: Pointer to a list of generic chips. There is a helper function for
139 * setting up one or more generic chips for interrupt controllers
140 * drivers using the generic chip library which uses this pointer.
f8264e34 141 * @parent: Pointer to parent irq_domain to support hierarchy irq_domains
1aa0dd94
GL
142 *
143 * Revmap data, used internally by irq_domain
144 * @revmap_direct_max_irq: The largest hwirq that can be set for controllers that
145 * support direct mapping
146 * @revmap_size: Size of the linear map table @linear_revmap[]
147 * @revmap_tree: Radix map tree for hwirqs that don't fit in the linear map
148 * @linear_revmap: Linear table of hwirq->virq reverse mappings
08a543ad
GL
149 */
150struct irq_domain {
7bb69bad 151 struct list_head link;
0bb4afb4 152 const char *name;
a18dc81b 153 const struct irq_domain_ops *ops;
7bb69bad 154 void *host_data;
f8264e34 155 unsigned int flags;
9dc6be3d 156 unsigned int mapcount;
7bb69bad 157
1aa0dd94 158 /* Optional data */
f110711a 159 struct fwnode_handle *fwnode;
ad3aedfb 160 enum irq_domain_bus_token bus_token;
088f40b7 161 struct irq_domain_chip_generic *gc;
f8264e34
JL
162#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
163 struct irq_domain *parent;
164#endif
cef5075c 165
1aa0dd94 166 /* reverse map data. The linear map gets appended to the irq_domain */
ddaf144c 167 irq_hw_number_t hwirq_max;
1aa0dd94
GL
168 unsigned int revmap_direct_max_irq;
169 unsigned int revmap_size;
170 struct radix_tree_root revmap_tree;
cef5075c 171 unsigned int linear_revmap[];
08a543ad
GL
172};
173
f8264e34
JL
174/* Irq domain flags */
175enum {
176 /* Irq domain is hierarchical */
177 IRQ_DOMAIN_FLAG_HIERARCHY = (1 << 0),
178
36d72731
JL
179 /* Core calls alloc/free recursive through the domain hierarchy. */
180 IRQ_DOMAIN_FLAG_AUTO_RECURSIVE = (1 << 1),
181
0abefbaa
QY
182 /* Irq domain is an IPI domain with virq per cpu */
183 IRQ_DOMAIN_FLAG_IPI_PER_CPU = (1 << 2),
184
185 /* Irq domain is an IPI domain with single virq */
186 IRQ_DOMAIN_FLAG_IPI_SINGLE = (1 << 3),
187
631a9639
EA
188 /* Irq domain implements MSIs */
189 IRQ_DOMAIN_FLAG_MSI = (1 << 4),
190
191 /* Irq domain implements MSI remapping */
192 IRQ_DOMAIN_FLAG_MSI_REMAP = (1 << 5),
193
d59f6617
TG
194 /* Irq domain name was allocated in __irq_domain_add() */
195 IRQ_DOMAIN_NAME_ALLOCATED = (1 << 6),
196
f8264e34
JL
197 /*
198 * Flags starting from IRQ_DOMAIN_FLAG_NONCORE are reserved
199 * for implementation specific purposes and ignored by the
200 * core code.
201 */
202 IRQ_DOMAIN_FLAG_NONCORE = (1 << 16),
203};
204
10abc7df
MZ
205static inline struct device_node *irq_domain_get_of_node(struct irq_domain *d)
206{
f110711a 207 return to_of_node(d->fwnode);
10abc7df
MZ
208}
209
7bb69bad 210#ifdef CONFIG_IRQ_DOMAIN
d59f6617
TG
211struct fwnode_handle *__irq_domain_alloc_fwnode(unsigned int type, int id,
212 const char *name, void *data);
213
214enum {
215 IRQCHIP_FWNODE_REAL,
216 IRQCHIP_FWNODE_NAMED,
217 IRQCHIP_FWNODE_NAMED_ID,
218};
219
220static inline
221struct fwnode_handle *irq_domain_alloc_named_fwnode(const char *name)
222{
223 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED, 0, name, NULL);
224}
225
226static inline
227struct fwnode_handle *irq_domain_alloc_named_id_fwnode(const char *name, int id)
228{
229 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED_ID, id, name,
230 NULL);
231}
232
233static inline struct fwnode_handle *irq_domain_alloc_fwnode(void *data)
234{
235 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_REAL, 0, NULL, data);
236}
237
b145dcc4 238void irq_domain_free_fwnode(struct fwnode_handle *fwnode);
1bf4ddc4 239struct irq_domain *__irq_domain_add(struct fwnode_handle *fwnode, int size,
ddaf144c 240 irq_hw_number_t hwirq_max, int direct_max,
fa40f377
GL
241 const struct irq_domain_ops *ops,
242 void *host_data);
781d0f46
MB
243struct irq_domain *irq_domain_add_simple(struct device_node *of_node,
244 unsigned int size,
245 unsigned int first_irq,
246 const struct irq_domain_ops *ops,
247 void *host_data);
a8db8cf0 248struct irq_domain *irq_domain_add_legacy(struct device_node *of_node,
1bc04f2c
GL
249 unsigned int size,
250 unsigned int first_irq,
251 irq_hw_number_t first_hwirq,
a18dc81b 252 const struct irq_domain_ops *ops,
a8db8cf0 253 void *host_data);
651e8b54 254extern struct irq_domain *irq_find_matching_fwspec(struct irq_fwspec *fwspec,
130b8c6c 255 enum irq_domain_bus_token bus_token);
c7b41f0a 256extern bool irq_domain_check_msi_remap(void);
fa40f377 257extern void irq_set_default_host(struct irq_domain *host);
ac0a0cd2 258extern int irq_domain_alloc_descs(int virq, unsigned int nr_irqs,
06ee6d57
TG
259 irq_hw_number_t hwirq, int node,
260 const struct cpumask *affinity);
fa40f377 261
1bf4ddc4
MZ
262static inline struct fwnode_handle *of_node_to_fwnode(struct device_node *node)
263{
264 return node ? &node->fwnode : NULL;
265}
266
75aba7b0
SS
267static inline bool is_fwnode_irqchip(struct fwnode_handle *fwnode)
268{
269 return fwnode && fwnode->type == FWNODE_IRQCHIP;
270}
271
651e8b54
MZ
272static inline
273struct irq_domain *irq_find_matching_fwnode(struct fwnode_handle *fwnode,
274 enum irq_domain_bus_token bus_token)
275{
276 struct irq_fwspec fwspec = {
277 .fwnode = fwnode,
278 };
279
280 return irq_find_matching_fwspec(&fwspec, bus_token);
281}
282
130b8c6c
MZ
283static inline struct irq_domain *irq_find_matching_host(struct device_node *node,
284 enum irq_domain_bus_token bus_token)
285{
1bf4ddc4 286 return irq_find_matching_fwnode(of_node_to_fwnode(node), bus_token);
130b8c6c
MZ
287}
288
ad3aedfb
MZ
289static inline struct irq_domain *irq_find_host(struct device_node *node)
290{
291 return irq_find_matching_host(node, DOMAIN_BUS_ANY);
292}
293
fa40f377
GL
294/**
295 * irq_domain_add_linear() - Allocate and register a linear revmap irq_domain.
296 * @of_node: pointer to interrupt controller's device tree node.
297 * @size: Number of interrupts in the domain.
298 * @ops: map/unmap domain callbacks
299 * @host_data: Controller private data pointer
300 */
301static inline struct irq_domain *irq_domain_add_linear(struct device_node *of_node,
a8db8cf0 302 unsigned int size,
a18dc81b 303 const struct irq_domain_ops *ops,
fa40f377
GL
304 void *host_data)
305{
1bf4ddc4 306 return __irq_domain_add(of_node_to_fwnode(of_node), size, size, 0, ops, host_data);
fa40f377
GL
307}
308static inline struct irq_domain *irq_domain_add_nomap(struct device_node *of_node,
6fa6c8e2 309 unsigned int max_irq,
a18dc81b 310 const struct irq_domain_ops *ops,
fa40f377
GL
311 void *host_data)
312{
1bf4ddc4 313 return __irq_domain_add(of_node_to_fwnode(of_node), 0, max_irq, max_irq, ops, host_data);
fa40f377 314}
1bc04f2c
GL
315static inline struct irq_domain *irq_domain_add_legacy_isa(
316 struct device_node *of_node,
a18dc81b 317 const struct irq_domain_ops *ops,
1bc04f2c
GL
318 void *host_data)
319{
320 return irq_domain_add_legacy(of_node, NUM_ISA_INTERRUPTS, 0, 0, ops,
321 host_data);
322}
cef5075c
GL
323static inline struct irq_domain *irq_domain_add_tree(struct device_node *of_node,
324 const struct irq_domain_ops *ops,
325 void *host_data)
326{
1bf4ddc4
MZ
327 return __irq_domain_add(of_node_to_fwnode(of_node), 0, ~0, 0, ops, host_data);
328}
329
330static inline struct irq_domain *irq_domain_create_linear(struct fwnode_handle *fwnode,
331 unsigned int size,
332 const struct irq_domain_ops *ops,
333 void *host_data)
334{
335 return __irq_domain_add(fwnode, size, size, 0, ops, host_data);
336}
337
338static inline struct irq_domain *irq_domain_create_tree(struct fwnode_handle *fwnode,
339 const struct irq_domain_ops *ops,
340 void *host_data)
341{
342 return __irq_domain_add(fwnode, 0, ~0, 0, ops, host_data);
cef5075c 343}
58ee99ad
PM
344
345extern void irq_domain_remove(struct irq_domain *host);
346
ddaf144c
GL
347extern int irq_domain_associate(struct irq_domain *domain, unsigned int irq,
348 irq_hw_number_t hwirq);
349extern void irq_domain_associate_many(struct irq_domain *domain,
350 unsigned int irq_base,
351 irq_hw_number_t hwirq_base, int count);
43a77591
JL
352extern void irq_domain_disassociate(struct irq_domain *domain,
353 unsigned int irq);
98aa468e 354
cc79ca69
GL
355extern unsigned int irq_create_mapping(struct irq_domain *host,
356 irq_hw_number_t hwirq);
c0131f09 357extern unsigned int irq_create_fwspec_mapping(struct irq_fwspec *fwspec);
cc79ca69 358extern void irq_dispose_mapping(unsigned int virq);
d3dcb436
GL
359
360/**
361 * irq_linear_revmap() - Find a linux irq from a hw irq number.
362 * @domain: domain owning this hardware interrupt
363 * @hwirq: hardware irq number in that domain space
364 *
365 * This is a fast path alternative to irq_find_mapping() that can be
366 * called directly by irq controller code to save a handful of
367 * instructions. It is always safe to call, but won't find irqs mapped
368 * using the radix tree.
369 */
370static inline unsigned int irq_linear_revmap(struct irq_domain *domain,
371 irq_hw_number_t hwirq)
372{
373 return hwirq < domain->revmap_size ? domain->linear_revmap[hwirq] : 0;
374}
cc79ca69
GL
375extern unsigned int irq_find_mapping(struct irq_domain *host,
376 irq_hw_number_t hwirq);
377extern unsigned int irq_create_direct_mapping(struct irq_domain *host);
98aa468e
GL
378extern int irq_create_strict_mappings(struct irq_domain *domain,
379 unsigned int irq_base,
380 irq_hw_number_t hwirq_base, int count);
381
382static inline int irq_create_identity_mapping(struct irq_domain *host,
383 irq_hw_number_t hwirq)
384{
385 return irq_create_strict_mappings(host, hwirq, hwirq, 1);
386}
387
a18dc81b 388extern const struct irq_domain_ops irq_domain_simple_ops;
16b2e6e2
GL
389
390/* stock xlate functions */
391int irq_domain_xlate_onecell(struct irq_domain *d, struct device_node *ctrlr,
392 const u32 *intspec, unsigned int intsize,
393 irq_hw_number_t *out_hwirq, unsigned int *out_type);
394int irq_domain_xlate_twocell(struct irq_domain *d, struct device_node *ctrlr,
395 const u32 *intspec, unsigned int intsize,
396 irq_hw_number_t *out_hwirq, unsigned int *out_type);
397int irq_domain_xlate_onetwocell(struct irq_domain *d, struct device_node *ctrlr,
398 const u32 *intspec, unsigned int intsize,
399 irq_hw_number_t *out_hwirq, unsigned int *out_type);
400
d17bf24e 401/* IPI functions */
7cec18a3
MR
402int irq_reserve_ipi(struct irq_domain *domain, const struct cpumask *dest);
403int irq_destroy_ipi(unsigned int irq, const struct cpumask *dest);
d17bf24e 404
f8264e34
JL
405/* V2 interfaces to support hierarchy IRQ domains. */
406extern struct irq_data *irq_domain_get_irq_data(struct irq_domain *domain,
407 unsigned int virq);
5f22f5c6
SA
408extern void irq_domain_set_info(struct irq_domain *domain, unsigned int virq,
409 irq_hw_number_t hwirq, struct irq_chip *chip,
410 void *chip_data, irq_flow_handler_t handler,
411 void *handler_data, const char *handler_name);
f8264e34 412#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
2a5e9a07 413extern struct irq_domain *irq_domain_create_hierarchy(struct irq_domain *parent,
afb7da83 414 unsigned int flags, unsigned int size,
2a5e9a07 415 struct fwnode_handle *fwnode,
afb7da83 416 const struct irq_domain_ops *ops, void *host_data);
2a5e9a07
MZ
417
418static inline struct irq_domain *irq_domain_add_hierarchy(struct irq_domain *parent,
419 unsigned int flags,
420 unsigned int size,
421 struct device_node *node,
422 const struct irq_domain_ops *ops,
423 void *host_data)
424{
425 return irq_domain_create_hierarchy(parent, flags, size,
426 of_node_to_fwnode(node),
427 ops, host_data);
428}
429
f8264e34
JL
430extern int __irq_domain_alloc_irqs(struct irq_domain *domain, int irq_base,
431 unsigned int nr_irqs, int node, void *arg,
06ee6d57 432 bool realloc, const struct cpumask *affinity);
f8264e34
JL
433extern void irq_domain_free_irqs(unsigned int virq, unsigned int nr_irqs);
434extern void irq_domain_activate_irq(struct irq_data *irq_data);
435extern void irq_domain_deactivate_irq(struct irq_data *irq_data);
436
437static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
438 unsigned int nr_irqs, int node, void *arg)
439{
06ee6d57
TG
440 return __irq_domain_alloc_irqs(domain, -1, nr_irqs, node, arg, false,
441 NULL);
f8264e34
JL
442}
443
c466595c
MZ
444extern int irq_domain_alloc_irqs_recursive(struct irq_domain *domain,
445 unsigned int irq_base,
446 unsigned int nr_irqs, void *arg);
f8264e34
JL
447extern int irq_domain_set_hwirq_and_chip(struct irq_domain *domain,
448 unsigned int virq,
449 irq_hw_number_t hwirq,
450 struct irq_chip *chip,
451 void *chip_data);
452extern void irq_domain_reset_irq_data(struct irq_data *irq_data);
453extern void irq_domain_free_irqs_common(struct irq_domain *domain,
454 unsigned int virq,
455 unsigned int nr_irqs);
456extern void irq_domain_free_irqs_top(struct irq_domain *domain,
457 unsigned int virq, unsigned int nr_irqs);
458
36d72731
JL
459extern int irq_domain_alloc_irqs_parent(struct irq_domain *domain,
460 unsigned int irq_base,
461 unsigned int nr_irqs, void *arg);
f8264e34 462
36d72731
JL
463extern void irq_domain_free_irqs_parent(struct irq_domain *domain,
464 unsigned int irq_base,
465 unsigned int nr_irqs);
f8264e34
JL
466
467static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
468{
469 return domain->flags & IRQ_DOMAIN_FLAG_HIERARCHY;
470}
0abefbaa
QY
471
472static inline bool irq_domain_is_ipi(struct irq_domain *domain)
473{
474 return domain->flags &
475 (IRQ_DOMAIN_FLAG_IPI_PER_CPU | IRQ_DOMAIN_FLAG_IPI_SINGLE);
476}
477
478static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
479{
480 return domain->flags & IRQ_DOMAIN_FLAG_IPI_PER_CPU;
481}
482
483static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
484{
485 return domain->flags & IRQ_DOMAIN_FLAG_IPI_SINGLE;
486}
631a9639
EA
487
488static inline bool irq_domain_is_msi(struct irq_domain *domain)
489{
490 return domain->flags & IRQ_DOMAIN_FLAG_MSI;
491}
492
493static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
494{
495 return domain->flags & IRQ_DOMAIN_FLAG_MSI_REMAP;
496}
497
498extern bool irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain);
499
f8264e34
JL
500#else /* CONFIG_IRQ_DOMAIN_HIERARCHY */
501static inline void irq_domain_activate_irq(struct irq_data *data) { }
502static inline void irq_domain_deactivate_irq(struct irq_data *data) { }
503static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
504 unsigned int nr_irqs, int node, void *arg)
505{
506 return -1;
507}
508
1e2a7d78
JH
509static inline void irq_domain_free_irqs(unsigned int virq,
510 unsigned int nr_irqs) { }
511
f8264e34
JL
512static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
513{
514 return false;
515}
0abefbaa
QY
516
517static inline bool irq_domain_is_ipi(struct irq_domain *domain)
518{
519 return false;
520}
521
522static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
523{
524 return false;
525}
526
527static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
528{
529 return false;
530}
631a9639
EA
531
532static inline bool irq_domain_is_msi(struct irq_domain *domain)
533{
534 return false;
535}
536
537static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
538{
539 return false;
540}
541
542static inline bool
543irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain)
544{
545 return false;
546}
f8264e34
JL
547#endif /* CONFIG_IRQ_DOMAIN_HIERARCHY */
548
d593f25f
GL
549#else /* CONFIG_IRQ_DOMAIN */
550static inline void irq_dispose_mapping(unsigned int virq) { }
f8264e34
JL
551static inline void irq_domain_activate_irq(struct irq_data *data) { }
552static inline void irq_domain_deactivate_irq(struct irq_data *data) { }
471036b2
SS
553static inline struct irq_domain *irq_find_matching_fwnode(
554 struct fwnode_handle *fwnode, enum irq_domain_bus_token bus_token)
555{
556 return NULL;
557}
b3e22847
MYK
558static inline bool irq_domain_check_msi_remap(void)
559{
560 return false;
561}
d593f25f 562#endif /* !CONFIG_IRQ_DOMAIN */
7e713301 563
08a543ad 564#endif /* _LINUX_IRQDOMAIN_H */