]>
Commit | Line | Data |
---|---|---|
fa9ff4b1 SO |
1 | /* |
2 | * include/linux/mfd/asic3.h | |
3 | * | |
4 | * Compaq ASIC3 headers. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | * | |
10 | * Copyright 2001 Compaq Computer Corporation. | |
3b26bf17 | 11 | * Copyright 2007-2008 OpenedHand Ltd. |
fa9ff4b1 SO |
12 | */ |
13 | ||
14 | #ifndef __ASIC3_H__ | |
15 | #define __ASIC3_H__ | |
16 | ||
17 | #include <linux/types.h> | |
18 | ||
fa9ff4b1 | 19 | struct asic3_platform_data { |
3b26bf17 SO |
20 | u16 *gpio_config; |
21 | unsigned int gpio_config_num; | |
fa9ff4b1 SO |
22 | |
23 | unsigned int bus_shift; | |
24 | ||
25 | unsigned int irq_base; | |
26 | ||
6f2384c4 | 27 | unsigned int gpio_base; |
fa9ff4b1 SO |
28 | }; |
29 | ||
fa9ff4b1 SO |
30 | #define ASIC3_NUM_GPIO_BANKS 4 |
31 | #define ASIC3_GPIOS_PER_BANK 16 | |
32 | #define ASIC3_NUM_GPIOS 64 | |
33 | #define ASIC3_NR_IRQS ASIC3_NUM_GPIOS + 6 | |
34 | ||
6f2384c4 SO |
35 | #define ASIC3_TO_GPIO(gpio) (NR_BUILTIN_GPIO + (gpio)) |
36 | ||
fa9ff4b1 SO |
37 | #define ASIC3_GPIO_BANK_A 0 |
38 | #define ASIC3_GPIO_BANK_B 1 | |
39 | #define ASIC3_GPIO_BANK_C 2 | |
40 | #define ASIC3_GPIO_BANK_D 3 | |
41 | ||
42 | #define ASIC3_GPIO(bank, gpio) \ | |
43 | ((ASIC3_GPIOS_PER_BANK * ASIC3_GPIO_BANK_##bank) + (gpio)) | |
44 | #define ASIC3_GPIO_bit(gpio) (1 << (gpio & 0xf)) | |
45 | /* All offsets below are specified with this address bus shift */ | |
46 | #define ASIC3_DEFAULT_ADDR_SHIFT 2 | |
47 | ||
3b8139f8 | 48 | #define ASIC3_OFFSET(base, reg) (ASIC3_##base##_BASE + ASIC3_##base##_##reg) |
fa9ff4b1 | 49 | #define ASIC3_GPIO_OFFSET(base, reg) \ |
3b8139f8 | 50 | (ASIC3_GPIO_##base##_BASE + ASIC3_GPIO_##reg) |
fa9ff4b1 | 51 | |
3b8139f8 SO |
52 | #define ASIC3_GPIO_A_BASE 0x0000 |
53 | #define ASIC3_GPIO_B_BASE 0x0100 | |
54 | #define ASIC3_GPIO_C_BASE 0x0200 | |
55 | #define ASIC3_GPIO_D_BASE 0x0300 | |
fa9ff4b1 | 56 | |
6f2384c4 SO |
57 | #define ASIC3_GPIO_TO_BANK(gpio) ((gpio) >> 4) |
58 | #define ASIC3_GPIO_TO_BIT(gpio) ((gpio) - \ | |
59 | (ASIC3_GPIOS_PER_BANK * ((gpio) >> 4))) | |
60 | #define ASIC3_GPIO_TO_MASK(gpio) (1 << ASIC3_GPIO_TO_BIT(gpio)) | |
3b8139f8 SO |
61 | #define ASIC3_GPIO_TO_BASE(gpio) (ASIC3_GPIO_A_BASE + (((gpio) >> 4) * 0x0100)) |
62 | #define ASIC3_BANK_TO_BASE(bank) (ASIC3_GPIO_A_BASE + ((bank) * 0x100)) | |
63 | ||
64 | #define ASIC3_GPIO_MASK 0x00 /* R/W 0:don't mask */ | |
65 | #define ASIC3_GPIO_DIRECTION 0x04 /* R/W 0:input */ | |
66 | #define ASIC3_GPIO_OUT 0x08 /* R/W 0:output low */ | |
67 | #define ASIC3_GPIO_TRIGGER_TYPE 0x0c /* R/W 0:level */ | |
68 | #define ASIC3_GPIO_EDGE_TRIGGER 0x10 /* R/W 0:falling */ | |
69 | #define ASIC3_GPIO_LEVEL_TRIGGER 0x14 /* R/W 0:low level detect */ | |
70 | #define ASIC3_GPIO_SLEEP_MASK 0x18 /* R/W 0:don't mask in sleep mode */ | |
71 | #define ASIC3_GPIO_SLEEP_OUT 0x1c /* R/W level 0:low in sleep mode */ | |
72 | #define ASIC3_GPIO_BAT_FAULT_OUT 0x20 /* R/W level 0:low in batt_fault */ | |
73 | #define ASIC3_GPIO_INT_STATUS 0x24 /* R/W 0:none, 1:detect */ | |
74 | #define ASIC3_GPIO_ALT_FUNCTION 0x28 /* R/W 1:LED register control */ | |
75 | #define ASIC3_GPIO_SLEEP_CONF 0x2c /* | |
fa9ff4b1 SO |
76 | * R/W bit 1: autosleep |
77 | * 0: disable gposlpout in normal mode, | |
78 | * enable gposlpout in sleep mode. | |
79 | */ | |
3b8139f8 | 80 | #define ASIC3_GPIO_STATUS 0x30 /* R Pin status */ |
fa9ff4b1 | 81 | |
3b26bf17 SO |
82 | /* |
83 | * ASIC3 GPIO config | |
84 | * | |
85 | * Bits 0..6 gpio number | |
86 | * Bits 7..13 Alternate function | |
87 | * Bit 14 Direction | |
88 | * Bit 15 Initial value | |
89 | * | |
90 | */ | |
91 | #define ASIC3_CONFIG_GPIO_PIN(config) ((config) & 0x7f) | |
92 | #define ASIC3_CONFIG_GPIO_ALT(config) (((config) & (0x7f << 7)) >> 7) | |
93 | #define ASIC3_CONFIG_GPIO_DIR(config) ((config & (1 << 14)) >> 14) | |
94 | #define ASIC3_CONFIG_GPIO_INIT(config) ((config & (1 << 15)) >> 15) | |
95 | #define ASIC3_CONFIG_GPIO(gpio, alt, dir, init) (((gpio) & 0x7f) \ | |
96 | | (((alt) & 0x7f) << 7) | (((dir) & 0x1) << 14) \ | |
97 | | (((init) & 0x1) << 15)) | |
98 | #define ASIC3_CONFIG_GPIO_DEFAULT(gpio, dir, init) \ | |
99 | ASIC3_CONFIG_GPIO((gpio), 0, (dir), (init)) | |
100 | #define ASIC3_CONFIG_GPIO_DEFAULT_OUT(gpio, init) \ | |
101 | ASIC3_CONFIG_GPIO((gpio), 0, 1, (init)) | |
102 | ||
4a67b528 PZ |
103 | /* |
104 | * Alternate functions | |
105 | */ | |
106 | #define ASIC3_GPIOA11_PWM0 ASIC3_CONFIG_GPIO(11, 1, 1, 0) | |
107 | #define ASIC3_GPIOA12_PWM1 ASIC3_CONFIG_GPIO(12, 1, 1, 0) | |
108 | #define ASIC3_GPIOA15_CONTROL_CX ASIC3_CONFIG_GPIO(15, 1, 1, 0) | |
109 | #define ASIC3_GPIOC0_LED0 ASIC3_CONFIG_GPIO(32, 1, 1, 0) | |
110 | #define ASIC3_GPIOC1_LED1 ASIC3_CONFIG_GPIO(33, 1, 1, 0) | |
111 | #define ASIC3_GPIOC2_LED2 ASIC3_CONFIG_GPIO(34, 1, 1, 0) | |
112 | #define ASIC3_GPIOC3_SPI_RXD ASIC3_CONFIG_GPIO(35, 1, 0, 0) | |
113 | #define ASIC3_GPIOC4_CF_nCD ASIC3_CONFIG_GPIO(36, 1, 0, 0) | |
114 | #define ASIC3_GPIOC4_SPI_TXD ASIC3_CONFIG_GPIO(36, 1, 1, 0) | |
115 | #define ASIC3_GPIOC5_SPI_CLK ASIC3_CONFIG_GPIO(37, 1, 1, 0) | |
116 | #define ASIC3_GPIOC5_nCIOW ASIC3_CONFIG_GPIO(37, 1, 1, 0) | |
117 | #define ASIC3_GPIOC6_nCIOR ASIC3_CONFIG_GPIO(38, 1, 1, 0) | |
118 | #define ASIC3_GPIOC7_nPCE_1 ASIC3_CONFIG_GPIO(39, 1, 0, 0) | |
119 | #define ASIC3_GPIOC8_nPCE_2 ASIC3_CONFIG_GPIO(40, 1, 0, 0) | |
120 | #define ASIC3_GPIOC9_nPOE ASIC3_CONFIG_GPIO(41, 1, 0, 0) | |
121 | #define ASIC3_GPIOC10_nPWE ASIC3_CONFIG_GPIO(42, 1, 0, 0) | |
122 | #define ASIC3_GPIOC11_PSKTSEL ASIC3_CONFIG_GPIO(43, 1, 0, 0) | |
123 | #define ASIC3_GPIOC12_nPREG ASIC3_CONFIG_GPIO(44, 1, 0, 0) | |
124 | #define ASIC3_GPIOC13_nPWAIT ASIC3_CONFIG_GPIO(45, 1, 1, 0) | |
125 | #define ASIC3_GPIOC14_nPIOIS16 ASIC3_CONFIG_GPIO(46, 1, 1, 0) | |
126 | #define ASIC3_GPIOC15_nPIOR ASIC3_CONFIG_GPIO(47, 1, 0, 0) | |
127 | #define ASIC3_GPIOD11_nCIOIS16 ASIC3_CONFIG_GPIO(59, 1, 0, 0) | |
128 | #define ASIC3_GPIOD12_nCWAIT ASIC3_CONFIG_GPIO(60, 1, 0, 0) | |
129 | #define ASIC3_GPIOD15_nPIOW ASIC3_CONFIG_GPIO(63, 1, 0, 0) | |
130 | ||
131 | ||
fa9ff4b1 SO |
132 | #define ASIC3_SPI_Base 0x0400 |
133 | #define ASIC3_SPI_Control 0x0000 | |
134 | #define ASIC3_SPI_TxData 0x0004 | |
135 | #define ASIC3_SPI_RxData 0x0008 | |
136 | #define ASIC3_SPI_Int 0x000c | |
137 | #define ASIC3_SPI_Status 0x0010 | |
138 | ||
139 | #define SPI_CONTROL_SPR(clk) ((clk) & 0x0f) /* Clock rate */ | |
140 | ||
141 | #define ASIC3_PWM_0_Base 0x0500 | |
142 | #define ASIC3_PWM_1_Base 0x0600 | |
143 | #define ASIC3_PWM_TimeBase 0x0000 | |
144 | #define ASIC3_PWM_PeriodTime 0x0004 | |
145 | #define ASIC3_PWM_DutyTime 0x0008 | |
146 | ||
147 | #define PWM_TIMEBASE_VALUE(x) ((x)&0xf) /* Low 4 bits sets time base */ | |
148 | #define PWM_TIMEBASE_ENABLE (1 << 4) /* Enable clock */ | |
149 | ||
150 | #define ASIC3_LED_0_Base 0x0700 | |
151 | #define ASIC3_LED_1_Base 0x0800 | |
152 | #define ASIC3_LED_2_Base 0x0900 | |
153 | #define ASIC3_LED_TimeBase 0x0000 /* R/W 7 bits */ | |
154 | #define ASIC3_LED_PeriodTime 0x0004 /* R/W 12 bits */ | |
155 | #define ASIC3_LED_DutyTime 0x0008 /* R/W 12 bits */ | |
156 | #define ASIC3_LED_AutoStopCount 0x000c /* R/W 16 bits */ | |
157 | ||
158 | /* LED TimeBase bits - match ASIC2 */ | |
159 | #define LED_TBS 0x0f /* Low 4 bits sets time base, max = 13 */ | |
160 | /* Note: max = 5 on hx4700 */ | |
161 | /* 0: maximum time base */ | |
162 | /* 1: maximum time base / 2 */ | |
163 | /* n: maximum time base / 2^n */ | |
164 | ||
165 | #define LED_EN (1 << 4) /* LED ON/OFF 0:off, 1:on */ | |
166 | #define LED_AUTOSTOP (1 << 5) /* LED ON/OFF auto stop 0:disable, 1:enable */ | |
167 | #define LED_ALWAYS (1 << 6) /* LED Interrupt Mask 0:No mask, 1:mask */ | |
168 | ||
3b8139f8 | 169 | #define ASIC3_CLOCK_BASE 0x0A00 |
fa9ff4b1 SO |
170 | #define ASIC3_CLOCK_CDEX 0x00 |
171 | #define ASIC3_CLOCK_SEL 0x04 | |
172 | ||
173 | #define CLOCK_CDEX_SOURCE (1 << 0) /* 2 bits */ | |
174 | #define CLOCK_CDEX_SOURCE0 (1 << 0) | |
175 | #define CLOCK_CDEX_SOURCE1 (1 << 1) | |
176 | #define CLOCK_CDEX_SPI (1 << 2) | |
177 | #define CLOCK_CDEX_OWM (1 << 3) | |
178 | #define CLOCK_CDEX_PWM0 (1 << 4) | |
179 | #define CLOCK_CDEX_PWM1 (1 << 5) | |
180 | #define CLOCK_CDEX_LED0 (1 << 6) | |
181 | #define CLOCK_CDEX_LED1 (1 << 7) | |
182 | #define CLOCK_CDEX_LED2 (1 << 8) | |
183 | ||
184 | /* Clocks settings: 1 for 24.576 MHz, 0 for 12.288Mhz */ | |
185 | #define CLOCK_CDEX_SD_HOST (1 << 9) /* R/W: SD host clock source */ | |
186 | #define CLOCK_CDEX_SD_BUS (1 << 10) /* R/W: SD bus clock source ctrl */ | |
187 | #define CLOCK_CDEX_SMBUS (1 << 11) | |
188 | #define CLOCK_CDEX_CONTROL_CX (1 << 12) | |
189 | ||
190 | #define CLOCK_CDEX_EX0 (1 << 13) /* R/W: 32.768 kHz crystal */ | |
191 | #define CLOCK_CDEX_EX1 (1 << 14) /* R/W: 24.576 MHz crystal */ | |
192 | ||
193 | #define CLOCK_SEL_SD_HCLK_SEL (1 << 0) /* R/W: SDIO host clock select */ | |
194 | #define CLOCK_SEL_SD_BCLK_SEL (1 << 1) /* R/W: SDIO bus clock select */ | |
195 | ||
196 | /* R/W: INT clock source control (32.768 kHz) */ | |
197 | #define CLOCK_SEL_CX (1 << 2) | |
198 | ||
199 | ||
3b8139f8 | 200 | #define ASIC3_INTR_BASE 0x0B00 |
fa9ff4b1 | 201 | |
3b8139f8 SO |
202 | #define ASIC3_INTR_INT_MASK 0x00 /* Interrupt mask control */ |
203 | #define ASIC3_INTR_P_INT_STAT 0x04 /* Peripheral interrupt status */ | |
204 | #define ASIC3_INTR_INT_CPS 0x08 /* Interrupt timer clock pre-scale */ | |
205 | #define ASIC3_INTR_INT_TBS 0x0c /* Interrupt timer set */ | |
fa9ff4b1 SO |
206 | |
207 | #define ASIC3_INTMASK_GINTMASK (1 << 0) /* Global INTs mask 1:enable */ | |
208 | #define ASIC3_INTMASK_GINTEL (1 << 1) /* 1: rising edge, 0: hi level */ | |
209 | #define ASIC3_INTMASK_MASK0 (1 << 2) | |
210 | #define ASIC3_INTMASK_MASK1 (1 << 3) | |
211 | #define ASIC3_INTMASK_MASK2 (1 << 4) | |
212 | #define ASIC3_INTMASK_MASK3 (1 << 5) | |
213 | #define ASIC3_INTMASK_MASK4 (1 << 6) | |
214 | #define ASIC3_INTMASK_MASK5 (1 << 7) | |
215 | ||
216 | #define ASIC3_INTR_PERIPHERAL_A (1 << 0) | |
217 | #define ASIC3_INTR_PERIPHERAL_B (1 << 1) | |
218 | #define ASIC3_INTR_PERIPHERAL_C (1 << 2) | |
219 | #define ASIC3_INTR_PERIPHERAL_D (1 << 3) | |
220 | #define ASIC3_INTR_LED0 (1 << 4) | |
221 | #define ASIC3_INTR_LED1 (1 << 5) | |
222 | #define ASIC3_INTR_LED2 (1 << 6) | |
223 | #define ASIC3_INTR_SPI (1 << 7) | |
224 | #define ASIC3_INTR_SMBUS (1 << 8) | |
225 | #define ASIC3_INTR_OWM (1 << 9) | |
226 | ||
227 | #define ASIC3_INTR_CPS(x) ((x)&0x0f) /* 4 bits, max 14 */ | |
228 | #define ASIC3_INTR_CPS_SET (1 << 4) /* Time base enable */ | |
229 | ||
230 | ||
231 | /* Basic control of the SD ASIC */ | |
232 | #define ASIC3_SDHWCTRL_Base 0x0E00 | |
233 | #define ASIC3_SDHWCTRL_SDConf 0x00 | |
234 | ||
235 | #define ASIC3_SDHWCTRL_SUSPEND (1 << 0) /* 1=suspend all SD operations */ | |
236 | #define ASIC3_SDHWCTRL_CLKSEL (1 << 1) /* 1=SDICK, 0=HCLK */ | |
237 | #define ASIC3_SDHWCTRL_PCLR (1 << 2) /* All registers of SDIO cleared */ | |
238 | #define ASIC3_SDHWCTRL_LEVCD (1 << 3) /* SD card detection: 0:low */ | |
239 | ||
240 | /* SD card write protection: 0=high */ | |
241 | #define ASIC3_SDHWCTRL_LEVWP (1 << 4) | |
242 | #define ASIC3_SDHWCTRL_SDLED (1 << 5) /* SD card LED signal 0=disable */ | |
243 | ||
244 | /* SD card power supply ctrl 1=enable */ | |
245 | #define ASIC3_SDHWCTRL_SDPWR (1 << 6) | |
246 | ||
247 | #define ASIC3_EXTCF_Base 0x1100 | |
248 | ||
249 | #define ASIC3_EXTCF_Select 0x00 | |
250 | #define ASIC3_EXTCF_Reset 0x04 | |
251 | ||
252 | #define ASIC3_EXTCF_SMOD0 (1 << 0) /* slot number of mode 0 */ | |
253 | #define ASIC3_EXTCF_SMOD1 (1 << 1) /* slot number of mode 1 */ | |
254 | #define ASIC3_EXTCF_SMOD2 (1 << 2) /* slot number of mode 2 */ | |
255 | #define ASIC3_EXTCF_OWM_EN (1 << 4) /* enable onewire module */ | |
256 | #define ASIC3_EXTCF_OWM_SMB (1 << 5) /* OWM bus selection */ | |
257 | #define ASIC3_EXTCF_OWM_RESET (1 << 6) /* ?? used by OWM and CF */ | |
258 | #define ASIC3_EXTCF_CF0_SLEEP_MODE (1 << 7) /* CF0 sleep state */ | |
259 | #define ASIC3_EXTCF_CF1_SLEEP_MODE (1 << 8) /* CF1 sleep state */ | |
260 | #define ASIC3_EXTCF_CF0_PWAIT_EN (1 << 10) /* CF0 PWAIT_n control */ | |
261 | #define ASIC3_EXTCF_CF1_PWAIT_EN (1 << 11) /* CF1 PWAIT_n control */ | |
262 | #define ASIC3_EXTCF_CF0_BUF_EN (1 << 12) /* CF0 buffer control */ | |
263 | #define ASIC3_EXTCF_CF1_BUF_EN (1 << 13) /* CF1 buffer control */ | |
264 | #define ASIC3_EXTCF_SD_MEM_ENABLE (1 << 14) | |
265 | #define ASIC3_EXTCF_CF_SLEEP (1 << 15) /* CF sleep mode control */ | |
266 | ||
267 | /********************************************* | |
279cac48 PZ |
268 | * The Onewire interface (DS1WM) is handled |
269 | * by the ds1wm driver. | |
fa9ff4b1 SO |
270 | * |
271 | *********************************************/ | |
272 | ||
279cac48 | 273 | #define ASIC3_OWM_BASE 0xC00 |
fa9ff4b1 SO |
274 | |
275 | /***************************************************************************** | |
276 | * The SD configuration registers are at a completely different location | |
277 | * in memory. They are divided into three sets of registers: | |
278 | * | |
279 | * SD_CONFIG Core configuration register | |
280 | * SD_CTRL Control registers for SD operations | |
281 | * SDIO_CTRL Control registers for SDIO operations | |
282 | * | |
283 | *****************************************************************************/ | |
284 | #define ASIC3_SD_CONFIG_Base 0x0400 /* Assumes 32 bit addressing */ | |
285 | ||
286 | #define ASIC3_SD_CONFIG_Command 0x08 /* R/W: Command */ | |
287 | ||
288 | /* [0:8] SD Control Register Base Address */ | |
289 | #define ASIC3_SD_CONFIG_Addr0 0x20 | |
290 | ||
291 | /* [9:31] SD Control Register Base Address */ | |
292 | #define ASIC3_SD_CONFIG_Addr1 0x24 | |
293 | ||
294 | /* R/O: interrupt assigned to pin */ | |
295 | #define ASIC3_SD_CONFIG_IntPin 0x78 | |
296 | ||
297 | /* | |
298 | * Set to 0x1f to clock SD controller, 0 otherwise. | |
299 | * At 0x82 - Gated Clock Ctrl | |
300 | */ | |
301 | #define ASIC3_SD_CONFIG_ClkStop 0x80 | |
302 | ||
303 | /* Control clock of SD controller */ | |
304 | #define ASIC3_SD_CONFIG_ClockMode 0x84 | |
305 | #define ASIC3_SD_CONFIG_SDHC_PinStatus 0x88 /* R/0: SD pins status */ | |
306 | #define ASIC3_SD_CONFIG_SDHC_Power1 0x90 /* Power1 - manual pwr ctrl */ | |
307 | ||
308 | /* auto power up after card inserted */ | |
309 | #define ASIC3_SD_CONFIG_SDHC_Power2 0x92 | |
310 | ||
311 | /* auto power down when card removed */ | |
312 | #define ASIC3_SD_CONFIG_SDHC_Power3 0x94 | |
313 | #define ASIC3_SD_CONFIG_SDHC_CardDetect 0x98 | |
314 | #define ASIC3_SD_CONFIG_SDHC_Slot 0xA0 /* R/O: support slot number */ | |
315 | #define ASIC3_SD_CONFIG_SDHC_ExtGateClk1 0x1E0 /* Not used */ | |
316 | #define ASIC3_SD_CONFIG_SDHC_ExtGateClk2 0x1E2 /* Not used*/ | |
317 | ||
318 | /* GPIO Output Reg. , at 0x1EA - GPIO Output Enable Reg. */ | |
319 | #define ASIC3_SD_CONFIG_SDHC_GPIO_OutAndEnable 0x1E8 | |
320 | #define ASIC3_SD_CONFIG_SDHC_GPIO_Status 0x1EC /* GPIO Status Reg. */ | |
321 | ||
322 | /* Bit 1: double buffer/single buffer */ | |
323 | #define ASIC3_SD_CONFIG_SDHC_ExtGateClk3 0x1F0 | |
324 | ||
325 | /* Memory access enable (set to 1 to access SD Controller) */ | |
326 | #define SD_CONFIG_COMMAND_MAE (1<<1) | |
327 | ||
328 | #define SD_CONFIG_CLK_ENABLE_ALL 0x1f | |
329 | ||
330 | #define SD_CONFIG_POWER1_PC_33V 0x0200 /* Set for 3.3 volts */ | |
331 | #define SD_CONFIG_POWER1_PC_OFF 0x0000 /* Turn off power */ | |
332 | ||
333 | /* two bits - number of cycles for card detection */ | |
334 | #define SD_CONFIG_CARDDETECTMODE_CLK ((x) & 0x3) | |
335 | ||
336 | ||
337 | #define ASIC3_SD_CTRL_Base 0x1000 | |
338 | ||
339 | #define ASIC3_SD_CTRL_Cmd 0x00 | |
340 | #define ASIC3_SD_CTRL_Arg0 0x08 | |
341 | #define ASIC3_SD_CTRL_Arg1 0x0C | |
342 | #define ASIC3_SD_CTRL_StopInternal 0x10 | |
343 | #define ASIC3_SD_CTRL_TransferSectorCount 0x14 | |
344 | #define ASIC3_SD_CTRL_Response0 0x18 | |
345 | #define ASIC3_SD_CTRL_Response1 0x1C | |
346 | #define ASIC3_SD_CTRL_Response2 0x20 | |
347 | #define ASIC3_SD_CTRL_Response3 0x24 | |
348 | #define ASIC3_SD_CTRL_Response4 0x28 | |
349 | #define ASIC3_SD_CTRL_Response5 0x2C | |
350 | #define ASIC3_SD_CTRL_Response6 0x30 | |
351 | #define ASIC3_SD_CTRL_Response7 0x34 | |
352 | #define ASIC3_SD_CTRL_CardStatus 0x38 | |
353 | #define ASIC3_SD_CTRL_BufferCtrl 0x3C | |
354 | #define ASIC3_SD_CTRL_IntMaskCard 0x40 | |
355 | #define ASIC3_SD_CTRL_IntMaskBuffer 0x44 | |
356 | #define ASIC3_SD_CTRL_CardClockCtrl 0x48 | |
357 | #define ASIC3_SD_CTRL_MemCardXferDataLen 0x4C | |
358 | #define ASIC3_SD_CTRL_MemCardOptionSetup 0x50 | |
359 | #define ASIC3_SD_CTRL_ErrorStatus0 0x58 | |
360 | #define ASIC3_SD_CTRL_ErrorStatus1 0x5C | |
361 | #define ASIC3_SD_CTRL_DataPort 0x60 | |
362 | #define ASIC3_SD_CTRL_TransactionCtrl 0x68 | |
363 | #define ASIC3_SD_CTRL_SoftwareReset 0x1C0 | |
364 | ||
365 | #define SD_CTRL_SOFTWARE_RESET_CLEAR (1<<0) | |
366 | ||
367 | #define SD_CTRL_TRANSACTIONCONTROL_SET (1<<8) | |
368 | ||
369 | #define SD_CTRL_CARDCLOCKCONTROL_FOR_SD_CARD (1<<15) | |
370 | #define SD_CTRL_CARDCLOCKCONTROL_ENABLE_CLOCK (1<<8) | |
371 | #define SD_CTRL_CARDCLOCKCONTROL_CLK_DIV_512 (1<<7) | |
372 | #define SD_CTRL_CARDCLOCKCONTROL_CLK_DIV_256 (1<<6) | |
373 | #define SD_CTRL_CARDCLOCKCONTROL_CLK_DIV_128 (1<<5) | |
374 | #define SD_CTRL_CARDCLOCKCONTROL_CLK_DIV_64 (1<<4) | |
375 | #define SD_CTRL_CARDCLOCKCONTROL_CLK_DIV_32 (1<<3) | |
376 | #define SD_CTRL_CARDCLOCKCONTROL_CLK_DIV_16 (1<<2) | |
377 | #define SD_CTRL_CARDCLOCKCONTROL_CLK_DIV_8 (1<<1) | |
378 | #define SD_CTRL_CARDCLOCKCONTROL_CLK_DIV_4 (1<<0) | |
379 | #define SD_CTRL_CARDCLOCKCONTROL_CLK_DIV_2 (0<<0) | |
380 | ||
381 | #define MEM_CARD_OPTION_REQUIRED 0x000e | |
382 | #define MEM_CARD_OPTION_DATA_RESPONSE_TIMEOUT(x) (((x) & 0x0f) << 4) | |
383 | #define MEM_CARD_OPTION_C2_MODULE_NOT_PRESENT (1<<14) | |
384 | #define MEM_CARD_OPTION_DATA_XFR_WIDTH_1 (1<<15) | |
385 | #define MEM_CARD_OPTION_DATA_XFR_WIDTH_4 0 | |
386 | ||
387 | #define SD_CTRL_COMMAND_INDEX(x) ((x) & 0x3f) | |
388 | #define SD_CTRL_COMMAND_TYPE_CMD (0 << 6) | |
389 | #define SD_CTRL_COMMAND_TYPE_ACMD (1 << 6) | |
390 | #define SD_CTRL_COMMAND_TYPE_AUTHENTICATION (2 << 6) | |
391 | #define SD_CTRL_COMMAND_RESPONSE_TYPE_NORMAL (0 << 8) | |
392 | #define SD_CTRL_COMMAND_RESPONSE_TYPE_EXT_R1 (4 << 8) | |
393 | #define SD_CTRL_COMMAND_RESPONSE_TYPE_EXT_R1B (5 << 8) | |
394 | #define SD_CTRL_COMMAND_RESPONSE_TYPE_EXT_R2 (6 << 8) | |
395 | #define SD_CTRL_COMMAND_RESPONSE_TYPE_EXT_R3 (7 << 8) | |
396 | #define SD_CTRL_COMMAND_DATA_PRESENT (1 << 11) | |
397 | #define SD_CTRL_COMMAND_TRANSFER_READ (1 << 12) | |
398 | #define SD_CTRL_COMMAND_TRANSFER_WRITE (0 << 12) | |
399 | #define SD_CTRL_COMMAND_MULTI_BLOCK (1 << 13) | |
400 | #define SD_CTRL_COMMAND_SECURITY_CMD (1 << 14) | |
401 | ||
402 | #define SD_CTRL_STOP_INTERNAL_ISSSUE_CMD12 (1 << 0) | |
403 | #define SD_CTRL_STOP_INTERNAL_AUTO_ISSUE_CMD12 (1 << 8) | |
404 | ||
405 | #define SD_CTRL_CARDSTATUS_RESPONSE_END (1 << 0) | |
406 | #define SD_CTRL_CARDSTATUS_RW_END (1 << 2) | |
407 | #define SD_CTRL_CARDSTATUS_CARD_REMOVED_0 (1 << 3) | |
408 | #define SD_CTRL_CARDSTATUS_CARD_INSERTED_0 (1 << 4) | |
409 | #define SD_CTRL_CARDSTATUS_SIGNAL_STATE_PRESENT_0 (1 << 5) | |
410 | #define SD_CTRL_CARDSTATUS_WRITE_PROTECT (1 << 7) | |
411 | #define SD_CTRL_CARDSTATUS_CARD_REMOVED_3 (1 << 8) | |
412 | #define SD_CTRL_CARDSTATUS_CARD_INSERTED_3 (1 << 9) | |
413 | #define SD_CTRL_CARDSTATUS_SIGNAL_STATE_PRESENT_3 (1 << 10) | |
414 | ||
415 | #define SD_CTRL_BUFFERSTATUS_CMD_INDEX_ERROR (1 << 0) | |
416 | #define SD_CTRL_BUFFERSTATUS_CRC_ERROR (1 << 1) | |
417 | #define SD_CTRL_BUFFERSTATUS_STOP_BIT_END_ERROR (1 << 2) | |
418 | #define SD_CTRL_BUFFERSTATUS_DATA_TIMEOUT (1 << 3) | |
419 | #define SD_CTRL_BUFFERSTATUS_BUFFER_OVERFLOW (1 << 4) | |
420 | #define SD_CTRL_BUFFERSTATUS_BUFFER_UNDERFLOW (1 << 5) | |
421 | #define SD_CTRL_BUFFERSTATUS_CMD_TIMEOUT (1 << 6) | |
422 | #define SD_CTRL_BUFFERSTATUS_UNK7 (1 << 7) | |
423 | #define SD_CTRL_BUFFERSTATUS_BUFFER_READ_ENABLE (1 << 8) | |
424 | #define SD_CTRL_BUFFERSTATUS_BUFFER_WRITE_ENABLE (1 << 9) | |
425 | #define SD_CTRL_BUFFERSTATUS_ILLEGAL_FUNCTION (1 << 13) | |
426 | #define SD_CTRL_BUFFERSTATUS_CMD_BUSY (1 << 14) | |
427 | #define SD_CTRL_BUFFERSTATUS_ILLEGAL_ACCESS (1 << 15) | |
428 | ||
429 | #define SD_CTRL_INTMASKCARD_RESPONSE_END (1 << 0) | |
430 | #define SD_CTRL_INTMASKCARD_RW_END (1 << 2) | |
431 | #define SD_CTRL_INTMASKCARD_CARD_REMOVED_0 (1 << 3) | |
432 | #define SD_CTRL_INTMASKCARD_CARD_INSERTED_0 (1 << 4) | |
433 | #define SD_CTRL_INTMASKCARD_SIGNAL_STATE_PRESENT_0 (1 << 5) | |
434 | #define SD_CTRL_INTMASKCARD_UNK6 (1 << 6) | |
435 | #define SD_CTRL_INTMASKCARD_WRITE_PROTECT (1 << 7) | |
436 | #define SD_CTRL_INTMASKCARD_CARD_REMOVED_3 (1 << 8) | |
437 | #define SD_CTRL_INTMASKCARD_CARD_INSERTED_3 (1 << 9) | |
438 | #define SD_CTRL_INTMASKCARD_SIGNAL_STATE_PRESENT_3 (1 << 10) | |
439 | ||
440 | #define SD_CTRL_INTMASKBUFFER_CMD_INDEX_ERROR (1 << 0) | |
441 | #define SD_CTRL_INTMASKBUFFER_CRC_ERROR (1 << 1) | |
442 | #define SD_CTRL_INTMASKBUFFER_STOP_BIT_END_ERROR (1 << 2) | |
443 | #define SD_CTRL_INTMASKBUFFER_DATA_TIMEOUT (1 << 3) | |
444 | #define SD_CTRL_INTMASKBUFFER_BUFFER_OVERFLOW (1 << 4) | |
445 | #define SD_CTRL_INTMASKBUFFER_BUFFER_UNDERFLOW (1 << 5) | |
446 | #define SD_CTRL_INTMASKBUFFER_CMD_TIMEOUT (1 << 6) | |
447 | #define SD_CTRL_INTMASKBUFFER_UNK7 (1 << 7) | |
448 | #define SD_CTRL_INTMASKBUFFER_BUFFER_READ_ENABLE (1 << 8) | |
449 | #define SD_CTRL_INTMASKBUFFER_BUFFER_WRITE_ENABLE (1 << 9) | |
450 | #define SD_CTRL_INTMASKBUFFER_ILLEGAL_FUNCTION (1 << 13) | |
451 | #define SD_CTRL_INTMASKBUFFER_CMD_BUSY (1 << 14) | |
452 | #define SD_CTRL_INTMASKBUFFER_ILLEGAL_ACCESS (1 << 15) | |
453 | ||
454 | #define SD_CTRL_DETAIL0_RESPONSE_CMD_ERROR (1 << 0) | |
455 | #define SD_CTRL_DETAIL0_END_BIT_ERROR_FOR_RESPONSE_NON_CMD12 (1 << 2) | |
456 | #define SD_CTRL_DETAIL0_END_BIT_ERROR_FOR_RESPONSE_CMD12 (1 << 3) | |
457 | #define SD_CTRL_DETAIL0_END_BIT_ERROR_FOR_READ_DATA (1 << 4) | |
458 | #define SD_CTRL_DETAIL0_END_BIT_ERROR_FOR_WRITE_CRC_STATUS (1 << 5) | |
459 | #define SD_CTRL_DETAIL0_CRC_ERROR_FOR_RESPONSE_NON_CMD12 (1 << 8) | |
460 | #define SD_CTRL_DETAIL0_CRC_ERROR_FOR_RESPONSE_CMD12 (1 << 9) | |
461 | #define SD_CTRL_DETAIL0_CRC_ERROR_FOR_READ_DATA (1 << 10) | |
462 | #define SD_CTRL_DETAIL0_CRC_ERROR_FOR_WRITE_CMD (1 << 11) | |
463 | ||
464 | #define SD_CTRL_DETAIL1_NO_CMD_RESPONSE (1 << 0) | |
465 | #define SD_CTRL_DETAIL1_TIMEOUT_READ_DATA (1 << 4) | |
466 | #define SD_CTRL_DETAIL1_TIMEOUT_CRS_STATUS (1 << 5) | |
467 | #define SD_CTRL_DETAIL1_TIMEOUT_CRC_BUSY (1 << 6) | |
468 | ||
469 | #define ASIC3_SDIO_CTRL_Base 0x1200 | |
470 | ||
471 | #define ASIC3_SDIO_CTRL_Cmd 0x00 | |
472 | #define ASIC3_SDIO_CTRL_CardPortSel 0x04 | |
473 | #define ASIC3_SDIO_CTRL_Arg0 0x08 | |
474 | #define ASIC3_SDIO_CTRL_Arg1 0x0C | |
475 | #define ASIC3_SDIO_CTRL_TransferBlockCount 0x14 | |
476 | #define ASIC3_SDIO_CTRL_Response0 0x18 | |
477 | #define ASIC3_SDIO_CTRL_Response1 0x1C | |
478 | #define ASIC3_SDIO_CTRL_Response2 0x20 | |
479 | #define ASIC3_SDIO_CTRL_Response3 0x24 | |
480 | #define ASIC3_SDIO_CTRL_Response4 0x28 | |
481 | #define ASIC3_SDIO_CTRL_Response5 0x2C | |
482 | #define ASIC3_SDIO_CTRL_Response6 0x30 | |
483 | #define ASIC3_SDIO_CTRL_Response7 0x34 | |
484 | #define ASIC3_SDIO_CTRL_CardStatus 0x38 | |
485 | #define ASIC3_SDIO_CTRL_BufferCtrl 0x3C | |
486 | #define ASIC3_SDIO_CTRL_IntMaskCard 0x40 | |
487 | #define ASIC3_SDIO_CTRL_IntMaskBuffer 0x44 | |
488 | #define ASIC3_SDIO_CTRL_CardXferDataLen 0x4C | |
489 | #define ASIC3_SDIO_CTRL_CardOptionSetup 0x50 | |
490 | #define ASIC3_SDIO_CTRL_ErrorStatus0 0x54 | |
491 | #define ASIC3_SDIO_CTRL_ErrorStatus1 0x58 | |
492 | #define ASIC3_SDIO_CTRL_DataPort 0x60 | |
493 | #define ASIC3_SDIO_CTRL_TransactionCtrl 0x68 | |
494 | #define ASIC3_SDIO_CTRL_CardIntCtrl 0x6C | |
495 | #define ASIC3_SDIO_CTRL_ClocknWaitCtrl 0x70 | |
496 | #define ASIC3_SDIO_CTRL_HostInformation 0x74 | |
497 | #define ASIC3_SDIO_CTRL_ErrorCtrl 0x78 | |
498 | #define ASIC3_SDIO_CTRL_LEDCtrl 0x7C | |
499 | #define ASIC3_SDIO_CTRL_SoftwareReset 0x1C0 | |
500 | ||
501 | #define ASIC3_MAP_SIZE 0x2000 | |
502 | ||
503 | #endif /* __ASIC3_H__ */ |