]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - include/linux/mlx5/fs.h
Merge remote-tracking branch 'regulator/fix/max77802' into regulator-linus
[mirror_ubuntu-artful-kernel.git] / include / linux / mlx5 / fs.h
CommitLineData
26a81453
MG
1/*
2 * Copyright (c) 2015, Mellanox Technologies. All rights reserved.
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32
33#ifndef _MLX5_FS_
34#define _MLX5_FS_
35
86d722ad 36#include <linux/mlx5/driver.h>
26a81453
MG
37#include <linux/mlx5/mlx5_ifc.h>
38
25302363
MG
39#define MLX5_FS_DEFAULT_FLOW_TAG 0x0
40
b3638e1a
MG
41enum {
42 MLX5_FLOW_CONTEXT_ACTION_FWD_NEXT_PRIO = 1 << 16,
43};
44
c9f1b073
HHZ
45enum {
46 MLX5_FLOW_TABLE_TUNNEL_EN = BIT(0),
47};
48
038d2ef8
MG
49#define LEFTOVERS_RULE_NUM 2
50static inline void build_leftovers_ft_param(int *priority,
51 int *n_ent,
52 int *n_grp)
53{
54 *priority = 0; /* Priority of leftovers_prio-0 */
55 *n_ent = LEFTOVERS_RULE_NUM;
56 *n_grp = LEFTOVERS_RULE_NUM;
57}
58
25302363 59enum mlx5_flow_namespace_type {
4cbdd30e 60 MLX5_FLOW_NAMESPACE_BYPASS,
3e75d4eb 61 MLX5_FLOW_NAMESPACE_LAG,
acbc2004 62 MLX5_FLOW_NAMESPACE_OFFLOADS,
6dc6071c 63 MLX5_FLOW_NAMESPACE_ETHTOOL,
25302363 64 MLX5_FLOW_NAMESPACE_KERNEL,
4cbdd30e 65 MLX5_FLOW_NAMESPACE_LEFTOVERS,
153fefbf 66 MLX5_FLOW_NAMESPACE_ANCHOR,
25302363 67 MLX5_FLOW_NAMESPACE_FDB,
efdc810b
MHY
68 MLX5_FLOW_NAMESPACE_ESW_EGRESS,
69 MLX5_FLOW_NAMESPACE_ESW_INGRESS,
87d22483
MG
70 MLX5_FLOW_NAMESPACE_SNIFFER_RX,
71 MLX5_FLOW_NAMESPACE_SNIFFER_TX,
25302363
MG
72};
73
26a81453 74struct mlx5_flow_table;
86d722ad 75struct mlx5_flow_group;
86d722ad 76struct mlx5_flow_namespace;
74491de9 77struct mlx5_flow_handle;
26a81453 78
c5bb1730
MG
79struct mlx5_flow_spec {
80 u8 match_criteria_enable;
81 u32 match_criteria[MLX5_ST_SZ_DW(fte_match_param)];
82 u32 match_value[MLX5_ST_SZ_DW(fte_match_param)];
83};
84
26a81453
MG
85struct mlx5_flow_destination {
86 enum mlx5_flow_destination_type type;
87 union {
88 u32 tir_num;
89 struct mlx5_flow_table *ft;
25302363 90 u32 vport_num;
bd5251db 91 struct mlx5_fc *counter;
26a81453
MG
92 };
93};
86d722ad
MG
94
95struct mlx5_flow_namespace *
96mlx5_get_flow_namespace(struct mlx5_core_dev *dev,
97 enum mlx5_flow_namespace_type type);
98
f0d22d18
MG
99struct mlx5_flow_table *
100mlx5_create_auto_grouped_flow_table(struct mlx5_flow_namespace *ns,
101 int prio,
102 int num_flow_table_entries,
d63cd286 103 int max_num_groups,
c9f1b073
HHZ
104 u32 level,
105 u32 flags);
f0d22d18 106
b3ba5149
ES
107struct mlx5_flow_table_attr {
108 int prio;
109 int max_fte;
110 u32 level;
111 u32 flags;
b3ba5149
ES
112};
113
86d722ad
MG
114struct mlx5_flow_table *
115mlx5_create_flow_table(struct mlx5_flow_namespace *ns,
b3ba5149
ES
116 struct mlx5_flow_table_attr *ft_attr);
117
efdc810b
MHY
118struct mlx5_flow_table *
119mlx5_create_vport_flow_table(struct mlx5_flow_namespace *ns,
120 int prio,
121 int num_flow_table_entries,
122 u32 level, u16 vport);
aaff1bea
AH
123struct mlx5_flow_table *mlx5_create_lag_demux_flow_table(
124 struct mlx5_flow_namespace *ns,
125 int prio, u32 level);
86d722ad
MG
126int mlx5_destroy_flow_table(struct mlx5_flow_table *ft);
127
128/* inbox should be set with the following values:
129 * start_flow_index
130 * end_flow_index
131 * match_criteria_enable
132 * match_criteria
133 */
134struct mlx5_flow_group *
135mlx5_create_flow_group(struct mlx5_flow_table *ft, u32 *in);
136void mlx5_destroy_flow_group(struct mlx5_flow_group *fg);
137
66958ed9
HHZ
138struct mlx5_flow_act {
139 u32 action;
140 u32 flow_tag;
141 u32 encap_id;
2a69cb9f 142 u32 modify_id;
66958ed9
HHZ
143};
144
e753b2b5
OG
145#define MLX5_DECLARE_FLOW_ACT(name) \
146 struct mlx5_flow_act name = {MLX5_FLOW_CONTEXT_ACTION_FWD_DEST,\
2a69cb9f 147 MLX5_FS_DEFAULT_FLOW_TAG, 0, 0}
e753b2b5 148
86d722ad
MG
149/* Single destination per rule.
150 * Group ID is implied by the match criteria.
151 */
74491de9
MB
152struct mlx5_flow_handle *
153mlx5_add_flow_rules(struct mlx5_flow_table *ft,
154 struct mlx5_flow_spec *spec,
66958ed9 155 struct mlx5_flow_act *flow_act,
74491de9
MB
156 struct mlx5_flow_destination *dest,
157 int dest_num);
158void mlx5_del_flow_rules(struct mlx5_flow_handle *fr);
159
160int mlx5_modify_rule_destination(struct mlx5_flow_handle *handler,
161 struct mlx5_flow_destination *new_dest,
162 struct mlx5_flow_destination *old_dest);
163
164struct mlx5_fc *mlx5_flow_rule_counter(struct mlx5_flow_handle *handler);
43a335e0
AV
165struct mlx5_fc *mlx5_fc_create(struct mlx5_core_dev *dev, bool aging);
166void mlx5_fc_destroy(struct mlx5_core_dev *dev, struct mlx5_fc *counter);
167void mlx5_fc_query_cached(struct mlx5_fc *counter,
168 u64 *bytes, u64 *packets, u64 *lastuse);
50854114
YH
169int mlx5_fs_add_rx_underlay_qpn(struct mlx5_core_dev *dev, u32 underlay_qpn);
170int mlx5_fs_remove_rx_underlay_qpn(struct mlx5_core_dev *dev, u32 underlay_qpn);
171
26a81453 172#endif