]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/include/linux/mtd/nand.h | |
3 | * | |
a1452a37 DW |
4 | * Copyright © 2000-2010 David Woodhouse <dwmw2@infradead.org> |
5 | * Steven J. Hill <sjhill@realitydiluted.com> | |
6 | * Thomas Gleixner <tglx@linutronix.de> | |
1da177e4 | 7 | * |
1da177e4 LT |
8 | * This program is free software; you can redistribute it and/or modify |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
2c0a2bed TG |
12 | * Info: |
13 | * Contains standard defines and IDs for NAND flash devices | |
1da177e4 | 14 | * |
2c0a2bed TG |
15 | * Changelog: |
16 | * See git changelog. | |
1da177e4 LT |
17 | */ |
18 | #ifndef __LINUX_MTD_NAND_H | |
19 | #define __LINUX_MTD_NAND_H | |
20 | ||
1da177e4 LT |
21 | #include <linux/wait.h> |
22 | #include <linux/spinlock.h> | |
23 | #include <linux/mtd/mtd.h> | |
30631cb8 | 24 | #include <linux/mtd/flashchip.h> |
c62d81bc | 25 | #include <linux/mtd/bbm.h> |
1da177e4 LT |
26 | |
27 | struct mtd_info; | |
5e81e88a | 28 | struct nand_flash_dev; |
1da177e4 | 29 | /* Scan and identify a NAND device */ |
a0491fc4 SAS |
30 | extern int nand_scan(struct mtd_info *mtd, int max_chips); |
31 | /* | |
32 | * Separate phases of nand_scan(), allowing board driver to intervene | |
33 | * and override command or ECC setup according to flash type. | |
34 | */ | |
5e81e88a DW |
35 | extern int nand_scan_ident(struct mtd_info *mtd, int max_chips, |
36 | struct nand_flash_dev *table); | |
3b85c321 DW |
37 | extern int nand_scan_tail(struct mtd_info *mtd); |
38 | ||
1da177e4 | 39 | /* Free resources held by the NAND device */ |
a0491fc4 | 40 | extern void nand_release(struct mtd_info *mtd); |
1da177e4 | 41 | |
b77d95c7 DW |
42 | /* Internal helper for board drivers which need to override command function */ |
43 | extern void nand_wait_ready(struct mtd_info *mtd); | |
44 | ||
7854d3f7 | 45 | /* locks all blocks present in the device */ |
7d70f334 VS |
46 | extern int nand_lock(struct mtd_info *mtd, loff_t ofs, uint64_t len); |
47 | ||
7854d3f7 | 48 | /* unlocks specified locked blocks */ |
7d70f334 VS |
49 | extern int nand_unlock(struct mtd_info *mtd, loff_t ofs, uint64_t len); |
50 | ||
1da177e4 LT |
51 | /* The maximum number of NAND chips in an array */ |
52 | #define NAND_MAX_CHIPS 8 | |
53 | ||
1da177e4 LT |
54 | /* |
55 | * Constants for hardware specific CLE/ALE/NCE function | |
7abd3ef9 TG |
56 | * |
57 | * These are bits which can be or'ed to set/clear multiple | |
58 | * bits in one go. | |
59 | */ | |
1da177e4 | 60 | /* Select the chip by setting nCE to low */ |
7abd3ef9 | 61 | #define NAND_NCE 0x01 |
1da177e4 | 62 | /* Select the command latch by setting CLE to high */ |
7abd3ef9 | 63 | #define NAND_CLE 0x02 |
1da177e4 | 64 | /* Select the address latch by setting ALE to high */ |
7abd3ef9 TG |
65 | #define NAND_ALE 0x04 |
66 | ||
67 | #define NAND_CTRL_CLE (NAND_NCE | NAND_CLE) | |
68 | #define NAND_CTRL_ALE (NAND_NCE | NAND_ALE) | |
69 | #define NAND_CTRL_CHANGE 0x80 | |
1da177e4 LT |
70 | |
71 | /* | |
72 | * Standard NAND flash commands | |
73 | */ | |
74 | #define NAND_CMD_READ0 0 | |
75 | #define NAND_CMD_READ1 1 | |
7bc3312b | 76 | #define NAND_CMD_RNDOUT 5 |
1da177e4 LT |
77 | #define NAND_CMD_PAGEPROG 0x10 |
78 | #define NAND_CMD_READOOB 0x50 | |
79 | #define NAND_CMD_ERASE1 0x60 | |
80 | #define NAND_CMD_STATUS 0x70 | |
1da177e4 | 81 | #define NAND_CMD_SEQIN 0x80 |
7bc3312b | 82 | #define NAND_CMD_RNDIN 0x85 |
1da177e4 LT |
83 | #define NAND_CMD_READID 0x90 |
84 | #define NAND_CMD_ERASE2 0xd0 | |
caa4b6f2 | 85 | #define NAND_CMD_PARAM 0xec |
7db03ecc HS |
86 | #define NAND_CMD_GET_FEATURES 0xee |
87 | #define NAND_CMD_SET_FEATURES 0xef | |
1da177e4 LT |
88 | #define NAND_CMD_RESET 0xff |
89 | ||
7d70f334 VS |
90 | #define NAND_CMD_LOCK 0x2a |
91 | #define NAND_CMD_UNLOCK1 0x23 | |
92 | #define NAND_CMD_UNLOCK2 0x24 | |
93 | ||
1da177e4 LT |
94 | /* Extended commands for large page devices */ |
95 | #define NAND_CMD_READSTART 0x30 | |
7bc3312b | 96 | #define NAND_CMD_RNDOUTSTART 0xE0 |
1da177e4 LT |
97 | #define NAND_CMD_CACHEDPROG 0x15 |
98 | ||
7abd3ef9 TG |
99 | #define NAND_CMD_NONE -1 |
100 | ||
1da177e4 LT |
101 | /* Status bits */ |
102 | #define NAND_STATUS_FAIL 0x01 | |
103 | #define NAND_STATUS_FAIL_N1 0x02 | |
104 | #define NAND_STATUS_TRUE_READY 0x20 | |
105 | #define NAND_STATUS_READY 0x40 | |
106 | #define NAND_STATUS_WP 0x80 | |
107 | ||
61ecfa87 | 108 | /* |
1da177e4 LT |
109 | * Constants for ECC_MODES |
110 | */ | |
6dfc6d25 TG |
111 | typedef enum { |
112 | NAND_ECC_NONE, | |
113 | NAND_ECC_SOFT, | |
114 | NAND_ECC_HW, | |
115 | NAND_ECC_HW_SYNDROME, | |
6e0cb135 | 116 | NAND_ECC_HW_OOB_FIRST, |
193bd400 | 117 | NAND_ECC_SOFT_BCH, |
6dfc6d25 | 118 | } nand_ecc_modes_t; |
1da177e4 LT |
119 | |
120 | /* | |
121 | * Constants for Hardware ECC | |
068e3c0a | 122 | */ |
1da177e4 LT |
123 | /* Reset Hardware ECC for read */ |
124 | #define NAND_ECC_READ 0 | |
125 | /* Reset Hardware ECC for write */ | |
126 | #define NAND_ECC_WRITE 1 | |
7854d3f7 | 127 | /* Enable Hardware ECC before syndrome is read back from flash */ |
1da177e4 LT |
128 | #define NAND_ECC_READSYN 2 |
129 | ||
068e3c0a DM |
130 | /* Bit mask for flags passed to do_nand_read_ecc */ |
131 | #define NAND_GET_DEVICE 0x80 | |
132 | ||
133 | ||
a0491fc4 SAS |
134 | /* |
135 | * Option constants for bizarre disfunctionality and real | |
136 | * features. | |
137 | */ | |
7854d3f7 | 138 | /* Buswidth is 16 bit */ |
1da177e4 | 139 | #define NAND_BUSWIDTH_16 0x00000002 |
1da177e4 LT |
140 | /* Chip has cache program function */ |
141 | #define NAND_CACHEPRG 0x00000008 | |
5bc7c33c BN |
142 | /* |
143 | * Chip requires ready check on read (for auto-incremented sequential read). | |
144 | * True only for small page devices; large page devices do not support | |
145 | * autoincrement. | |
146 | */ | |
147 | #define NAND_NEED_READRDY 0x00000100 | |
148 | ||
29072b96 TG |
149 | /* Chip does not allow subpage writes */ |
150 | #define NAND_NO_SUBPAGE_WRITE 0x00000200 | |
151 | ||
93edbad6 ML |
152 | /* Device is one of 'new' xD cards that expose fake nand command set */ |
153 | #define NAND_BROKEN_XD 0x00000400 | |
154 | ||
155 | /* Device behaves just like nand, but is readonly */ | |
156 | #define NAND_ROM 0x00000800 | |
157 | ||
a5ff4f10 JW |
158 | /* Device supports subpage reads */ |
159 | #define NAND_SUBPAGE_READ 0x00001000 | |
160 | ||
1da177e4 | 161 | /* Options valid for Samsung large page devices */ |
3239a6cd | 162 | #define NAND_SAMSUNG_LP_OPTIONS NAND_CACHEPRG |
1da177e4 LT |
163 | |
164 | /* Macros to identify the above */ | |
1da177e4 | 165 | #define NAND_HAS_CACHEPROG(chip) ((chip->options & NAND_CACHEPRG)) |
a5ff4f10 | 166 | #define NAND_HAS_SUBPAGE_READ(chip) ((chip->options & NAND_SUBPAGE_READ)) |
1da177e4 | 167 | |
1da177e4 | 168 | /* Non chip related options */ |
0040bf38 | 169 | /* This option skips the bbt scan during initialization. */ |
b4dc53e1 | 170 | #define NAND_SKIP_BBTSCAN 0x00010000 |
a0491fc4 SAS |
171 | /* |
172 | * This option is defined if the board driver allocates its own buffers | |
173 | * (e.g. because it needs them DMA-coherent). | |
174 | */ | |
b4dc53e1 | 175 | #define NAND_OWN_BUFFERS 0x00020000 |
b1c6e6db | 176 | /* Chip may not exist, so silence any errors in scan */ |
b4dc53e1 | 177 | #define NAND_SCAN_SILENT_NODEV 0x00040000 |
66507c7b KD |
178 | /* |
179 | * This option could be defined by controller drivers to protect against | |
180 | * kmap'ed, vmalloc'ed highmem buffers being passed from upper layers | |
181 | */ | |
182 | #define NAND_USE_BOUNCE_BUFFER 0x00080000 | |
64b37b2a MC |
183 | /* |
184 | * Autodetect nand buswidth with readid/onfi. | |
185 | * This suppose the driver will configure the hardware in 8 bits mode | |
186 | * when calling nand_scan_ident, and update its configuration | |
187 | * before calling nand_scan_tail. | |
188 | */ | |
189 | #define NAND_BUSWIDTH_AUTO 0x00080000 | |
b1c6e6db | 190 | |
1da177e4 | 191 | /* Options set by nand scan */ |
a36ed299 | 192 | /* Nand scan has allocated controller struct */ |
f75e5097 | 193 | #define NAND_CONTROLLER_ALLOC 0x80000000 |
1da177e4 | 194 | |
29072b96 TG |
195 | /* Cell info constants */ |
196 | #define NAND_CI_CHIPNR_MSK 0x03 | |
197 | #define NAND_CI_CELLTYPE_MSK 0x0C | |
7db906b7 | 198 | #define NAND_CI_CELLTYPE_SHIFT 2 |
1da177e4 | 199 | |
1da177e4 LT |
200 | /* Keep gcc happy */ |
201 | struct nand_chip; | |
202 | ||
5b40db68 HS |
203 | /* ONFI features */ |
204 | #define ONFI_FEATURE_16_BIT_BUS (1 << 0) | |
205 | #define ONFI_FEATURE_EXT_PARAM_PAGE (1 << 7) | |
206 | ||
3e70192c HS |
207 | /* ONFI timing mode, used in both asynchronous and synchronous mode */ |
208 | #define ONFI_TIMING_MODE_0 (1 << 0) | |
209 | #define ONFI_TIMING_MODE_1 (1 << 1) | |
210 | #define ONFI_TIMING_MODE_2 (1 << 2) | |
211 | #define ONFI_TIMING_MODE_3 (1 << 3) | |
212 | #define ONFI_TIMING_MODE_4 (1 << 4) | |
213 | #define ONFI_TIMING_MODE_5 (1 << 5) | |
214 | #define ONFI_TIMING_MODE_UNKNOWN (1 << 6) | |
215 | ||
7db03ecc HS |
216 | /* ONFI feature address */ |
217 | #define ONFI_FEATURE_ADDR_TIMING_MODE 0x1 | |
218 | ||
8429bb39 BN |
219 | /* Vendor-specific feature address (Micron) */ |
220 | #define ONFI_FEATURE_ADDR_READ_RETRY 0x89 | |
221 | ||
7db03ecc HS |
222 | /* ONFI subfeature parameters length */ |
223 | #define ONFI_SUBFEATURE_PARAM_LEN 4 | |
224 | ||
d914c932 DM |
225 | /* ONFI optional commands SET/GET FEATURES supported? */ |
226 | #define ONFI_OPT_CMD_SET_GET_FEATURES (1 << 2) | |
227 | ||
d1e1f4e4 FF |
228 | struct nand_onfi_params { |
229 | /* rev info and features block */ | |
b46daf7e SAS |
230 | /* 'O' 'N' 'F' 'I' */ |
231 | u8 sig[4]; | |
232 | __le16 revision; | |
233 | __le16 features; | |
234 | __le16 opt_cmd; | |
5138a98f HS |
235 | u8 reserved0[2]; |
236 | __le16 ext_param_page_length; /* since ONFI 2.1 */ | |
237 | u8 num_of_param_pages; /* since ONFI 2.1 */ | |
238 | u8 reserved1[17]; | |
d1e1f4e4 FF |
239 | |
240 | /* manufacturer information block */ | |
b46daf7e SAS |
241 | char manufacturer[12]; |
242 | char model[20]; | |
243 | u8 jedec_id; | |
244 | __le16 date_code; | |
245 | u8 reserved2[13]; | |
d1e1f4e4 FF |
246 | |
247 | /* memory organization block */ | |
b46daf7e SAS |
248 | __le32 byte_per_page; |
249 | __le16 spare_bytes_per_page; | |
250 | __le32 data_bytes_per_ppage; | |
251 | __le16 spare_bytes_per_ppage; | |
252 | __le32 pages_per_block; | |
253 | __le32 blocks_per_lun; | |
254 | u8 lun_count; | |
255 | u8 addr_cycles; | |
256 | u8 bits_per_cell; | |
257 | __le16 bb_per_lun; | |
258 | __le16 block_endurance; | |
259 | u8 guaranteed_good_blocks; | |
260 | __le16 guaranteed_block_endurance; | |
261 | u8 programs_per_page; | |
262 | u8 ppage_attr; | |
263 | u8 ecc_bits; | |
264 | u8 interleaved_bits; | |
265 | u8 interleaved_ops; | |
266 | u8 reserved3[13]; | |
d1e1f4e4 FF |
267 | |
268 | /* electrical parameter block */ | |
b46daf7e SAS |
269 | u8 io_pin_capacitance_max; |
270 | __le16 async_timing_mode; | |
271 | __le16 program_cache_timing_mode; | |
272 | __le16 t_prog; | |
273 | __le16 t_bers; | |
274 | __le16 t_r; | |
275 | __le16 t_ccs; | |
276 | __le16 src_sync_timing_mode; | |
277 | __le16 src_ssync_features; | |
278 | __le16 clk_pin_capacitance_typ; | |
279 | __le16 io_pin_capacitance_typ; | |
280 | __le16 input_pin_capacitance_typ; | |
281 | u8 input_pin_capacitance_max; | |
a55e85ce | 282 | u8 driver_strength_support; |
b46daf7e SAS |
283 | __le16 t_int_r; |
284 | __le16 t_ald; | |
285 | u8 reserved4[7]; | |
d1e1f4e4 FF |
286 | |
287 | /* vendor */ | |
6f0065b0 BN |
288 | __le16 vendor_revision; |
289 | u8 vendor[88]; | |
d1e1f4e4 FF |
290 | |
291 | __le16 crc; | |
e2e6b7b7 | 292 | } __packed; |
d1e1f4e4 FF |
293 | |
294 | #define ONFI_CRC_BASE 0x4F4E | |
295 | ||
5138a98f HS |
296 | /* Extended ECC information Block Definition (since ONFI 2.1) */ |
297 | struct onfi_ext_ecc_info { | |
298 | u8 ecc_bits; | |
299 | u8 codeword_size; | |
300 | __le16 bb_per_lun; | |
301 | __le16 block_endurance; | |
302 | u8 reserved[2]; | |
303 | } __packed; | |
304 | ||
305 | #define ONFI_SECTION_TYPE_0 0 /* Unused section. */ | |
306 | #define ONFI_SECTION_TYPE_1 1 /* for additional sections. */ | |
307 | #define ONFI_SECTION_TYPE_2 2 /* for ECC information. */ | |
308 | struct onfi_ext_section { | |
309 | u8 type; | |
310 | u8 length; | |
311 | } __packed; | |
312 | ||
313 | #define ONFI_EXT_SECTION_MAX 8 | |
314 | ||
315 | /* Extended Parameter Page Definition (since ONFI 2.1) */ | |
316 | struct onfi_ext_param_page { | |
317 | __le16 crc; | |
318 | u8 sig[4]; /* 'E' 'P' 'P' 'S' */ | |
319 | u8 reserved0[10]; | |
320 | struct onfi_ext_section sections[ONFI_EXT_SECTION_MAX]; | |
321 | ||
322 | /* | |
323 | * The actual size of the Extended Parameter Page is in | |
324 | * @ext_param_page_length of nand_onfi_params{}. | |
325 | * The following are the variable length sections. | |
326 | * So we do not add any fields below. Please see the ONFI spec. | |
327 | */ | |
328 | } __packed; | |
329 | ||
6f0065b0 BN |
330 | struct nand_onfi_vendor_micron { |
331 | u8 two_plane_read; | |
332 | u8 read_cache; | |
333 | u8 read_unique_id; | |
334 | u8 dq_imped; | |
335 | u8 dq_imped_num_settings; | |
336 | u8 dq_imped_feat_addr; | |
337 | u8 rb_pulldown_strength; | |
338 | u8 rb_pulldown_strength_feat_addr; | |
339 | u8 rb_pulldown_strength_num_settings; | |
340 | u8 otp_mode; | |
341 | u8 otp_page_start; | |
342 | u8 otp_data_prot_addr; | |
343 | u8 otp_num_pages; | |
344 | u8 otp_feat_addr; | |
345 | u8 read_retry_options; | |
346 | u8 reserved[72]; | |
347 | u8 param_revision; | |
348 | } __packed; | |
349 | ||
afbfff03 HS |
350 | struct jedec_ecc_info { |
351 | u8 ecc_bits; | |
352 | u8 codeword_size; | |
353 | __le16 bb_per_lun; | |
354 | __le16 block_endurance; | |
355 | u8 reserved[2]; | |
356 | } __packed; | |
357 | ||
7852f896 HS |
358 | /* JEDEC features */ |
359 | #define JEDEC_FEATURE_16_BIT_BUS (1 << 0) | |
360 | ||
afbfff03 HS |
361 | struct nand_jedec_params { |
362 | /* rev info and features block */ | |
363 | /* 'J' 'E' 'S' 'D' */ | |
364 | u8 sig[4]; | |
365 | __le16 revision; | |
366 | __le16 features; | |
367 | u8 opt_cmd[3]; | |
368 | __le16 sec_cmd; | |
369 | u8 num_of_param_pages; | |
370 | u8 reserved0[18]; | |
371 | ||
372 | /* manufacturer information block */ | |
373 | char manufacturer[12]; | |
374 | char model[20]; | |
375 | u8 jedec_id[6]; | |
376 | u8 reserved1[10]; | |
377 | ||
378 | /* memory organization block */ | |
379 | __le32 byte_per_page; | |
380 | __le16 spare_bytes_per_page; | |
381 | u8 reserved2[6]; | |
382 | __le32 pages_per_block; | |
383 | __le32 blocks_per_lun; | |
384 | u8 lun_count; | |
385 | u8 addr_cycles; | |
386 | u8 bits_per_cell; | |
387 | u8 programs_per_page; | |
388 | u8 multi_plane_addr; | |
389 | u8 multi_plane_op_attr; | |
390 | u8 reserved3[38]; | |
391 | ||
392 | /* electrical parameter block */ | |
393 | __le16 async_sdr_speed_grade; | |
394 | __le16 toggle_ddr_speed_grade; | |
395 | __le16 sync_ddr_speed_grade; | |
396 | u8 async_sdr_features; | |
397 | u8 toggle_ddr_features; | |
398 | u8 sync_ddr_features; | |
399 | __le16 t_prog; | |
400 | __le16 t_bers; | |
401 | __le16 t_r; | |
402 | __le16 t_r_multi_plane; | |
403 | __le16 t_ccs; | |
404 | __le16 io_pin_capacitance_typ; | |
405 | __le16 input_pin_capacitance_typ; | |
406 | __le16 clk_pin_capacitance_typ; | |
407 | u8 driver_strength_support; | |
408 | __le16 t_ald; | |
409 | u8 reserved4[36]; | |
410 | ||
411 | /* ECC and endurance block */ | |
412 | u8 guaranteed_good_blocks; | |
413 | __le16 guaranteed_block_endurance; | |
414 | struct jedec_ecc_info ecc_info[4]; | |
415 | u8 reserved5[29]; | |
416 | ||
417 | /* reserved */ | |
418 | u8 reserved6[148]; | |
419 | ||
420 | /* vendor */ | |
421 | __le16 vendor_rev_num; | |
422 | u8 reserved7[88]; | |
423 | ||
424 | /* CRC for Parameter Page */ | |
425 | __le16 crc; | |
426 | } __packed; | |
427 | ||
1da177e4 | 428 | /** |
844d3b42 | 429 | * struct nand_hw_control - Control structure for hardware controller (e.g ECC generator) shared among independent devices |
61ecfa87 | 430 | * @lock: protection lock |
1da177e4 | 431 | * @active: the mtd device which holds the controller currently |
a0491fc4 SAS |
432 | * @wq: wait queue to sleep on if a NAND operation is in |
433 | * progress used instead of the per chip wait queue | |
434 | * when a hw controller is available. | |
1da177e4 LT |
435 | */ |
436 | struct nand_hw_control { | |
b46daf7e | 437 | spinlock_t lock; |
1da177e4 | 438 | struct nand_chip *active; |
0dfc6246 | 439 | wait_queue_head_t wq; |
1da177e4 LT |
440 | }; |
441 | ||
6dfc6d25 | 442 | /** |
7854d3f7 BN |
443 | * struct nand_ecc_ctrl - Control structure for ECC |
444 | * @mode: ECC mode | |
445 | * @steps: number of ECC steps per page | |
446 | * @size: data bytes per ECC step | |
447 | * @bytes: ECC bytes per step | |
1d0b95b0 | 448 | * @strength: max number of correctible bits per ECC step |
7854d3f7 BN |
449 | * @total: total number of ECC bytes per page |
450 | * @prepad: padding information for syndrome based ECC generators | |
451 | * @postpad: padding information for syndrome based ECC generators | |
844d3b42 | 452 | * @layout: ECC layout control struct pointer |
7854d3f7 BN |
453 | * @priv: pointer to private ECC control data |
454 | * @hwctl: function to control hardware ECC generator. Must only | |
6dfc6d25 | 455 | * be provided if an hardware ECC is available |
7854d3f7 BN |
456 | * @calculate: function for ECC calculation or readback from ECC hardware |
457 | * @correct: function for ECC correction, matching to ECC generator (sw/hw) | |
62d956dc BB |
458 | * @read_page_raw: function to read a raw page without ECC. This function |
459 | * should hide the specific layout used by the ECC | |
460 | * controller and always return contiguous in-band and | |
461 | * out-of-band data even if they're not stored | |
462 | * contiguously on the NAND chip (e.g. | |
463 | * NAND_ECC_HW_SYNDROME interleaves in-band and | |
464 | * out-of-band data). | |
465 | * @write_page_raw: function to write a raw page without ECC. This function | |
466 | * should hide the specific layout used by the ECC | |
467 | * controller and consider the passed data as contiguous | |
468 | * in-band and out-of-band data. ECC controller is | |
469 | * responsible for doing the appropriate transformations | |
470 | * to adapt to its specific layout (e.g. | |
471 | * NAND_ECC_HW_SYNDROME interleaves in-band and | |
472 | * out-of-band data). | |
7854d3f7 | 473 | * @read_page: function to read a page according to the ECC generator |
5ca7f415 MD |
474 | * requirements; returns maximum number of bitflips corrected in |
475 | * any single ECC step, 0 if bitflips uncorrectable, -EIO hw error | |
476 | * @read_subpage: function to read parts of the page covered by ECC; | |
477 | * returns same as read_page() | |
837a6ba4 | 478 | * @write_subpage: function to write parts of the page covered by ECC. |
7854d3f7 | 479 | * @write_page: function to write a page according to the ECC generator |
a0491fc4 | 480 | * requirements. |
9ce244b3 | 481 | * @write_oob_raw: function to write chip OOB data without ECC |
c46f6483 | 482 | * @read_oob_raw: function to read chip OOB data without ECC |
844d3b42 RD |
483 | * @read_oob: function to read chip OOB data |
484 | * @write_oob: function to write chip OOB data | |
6dfc6d25 TG |
485 | */ |
486 | struct nand_ecc_ctrl { | |
b46daf7e SAS |
487 | nand_ecc_modes_t mode; |
488 | int steps; | |
489 | int size; | |
490 | int bytes; | |
491 | int total; | |
1d0b95b0 | 492 | int strength; |
b46daf7e SAS |
493 | int prepad; |
494 | int postpad; | |
5bd34c09 | 495 | struct nand_ecclayout *layout; |
193bd400 | 496 | void *priv; |
b46daf7e SAS |
497 | void (*hwctl)(struct mtd_info *mtd, int mode); |
498 | int (*calculate)(struct mtd_info *mtd, const uint8_t *dat, | |
499 | uint8_t *ecc_code); | |
500 | int (*correct)(struct mtd_info *mtd, uint8_t *dat, uint8_t *read_ecc, | |
501 | uint8_t *calc_ecc); | |
502 | int (*read_page_raw)(struct mtd_info *mtd, struct nand_chip *chip, | |
1fbb938d | 503 | uint8_t *buf, int oob_required, int page); |
fdbad98d | 504 | int (*write_page_raw)(struct mtd_info *mtd, struct nand_chip *chip, |
1fbb938d | 505 | const uint8_t *buf, int oob_required); |
b46daf7e | 506 | int (*read_page)(struct mtd_info *mtd, struct nand_chip *chip, |
1fbb938d | 507 | uint8_t *buf, int oob_required, int page); |
b46daf7e | 508 | int (*read_subpage)(struct mtd_info *mtd, struct nand_chip *chip, |
e004debd | 509 | uint32_t offs, uint32_t len, uint8_t *buf, int page); |
837a6ba4 GP |
510 | int (*write_subpage)(struct mtd_info *mtd, struct nand_chip *chip, |
511 | uint32_t offset, uint32_t data_len, | |
512 | const uint8_t *data_buf, int oob_required); | |
fdbad98d | 513 | int (*write_page)(struct mtd_info *mtd, struct nand_chip *chip, |
1fbb938d | 514 | const uint8_t *buf, int oob_required); |
9ce244b3 BN |
515 | int (*write_oob_raw)(struct mtd_info *mtd, struct nand_chip *chip, |
516 | int page); | |
c46f6483 | 517 | int (*read_oob_raw)(struct mtd_info *mtd, struct nand_chip *chip, |
5c2ffb11 SL |
518 | int page); |
519 | int (*read_oob)(struct mtd_info *mtd, struct nand_chip *chip, int page); | |
b46daf7e SAS |
520 | int (*write_oob)(struct mtd_info *mtd, struct nand_chip *chip, |
521 | int page); | |
f75e5097 TG |
522 | }; |
523 | ||
524 | /** | |
525 | * struct nand_buffers - buffer structure for read/write | |
f02ea4e6 HS |
526 | * @ecccalc: buffer pointer for calculated ECC, size is oobsize. |
527 | * @ecccode: buffer pointer for ECC read from flash, size is oobsize. | |
528 | * @databuf: buffer pointer for data, size is (page size + oobsize). | |
f75e5097 TG |
529 | * |
530 | * Do not change the order of buffers. databuf and oobrbuf must be in | |
531 | * consecutive order. | |
532 | */ | |
533 | struct nand_buffers { | |
f02ea4e6 HS |
534 | uint8_t *ecccalc; |
535 | uint8_t *ecccode; | |
536 | uint8_t *databuf; | |
6dfc6d25 TG |
537 | }; |
538 | ||
1da177e4 LT |
539 | /** |
540 | * struct nand_chip - NAND Private Flash Chip Data | |
a0491fc4 SAS |
541 | * @IO_ADDR_R: [BOARDSPECIFIC] address to read the 8 I/O lines of the |
542 | * flash device | |
543 | * @IO_ADDR_W: [BOARDSPECIFIC] address to write the 8 I/O lines of the | |
544 | * flash device. | |
1da177e4 | 545 | * @read_byte: [REPLACEABLE] read one byte from the chip |
1da177e4 | 546 | * @read_word: [REPLACEABLE] read one word from the chip |
05f78359 UKK |
547 | * @write_byte: [REPLACEABLE] write a single byte to the chip on the |
548 | * low 8 I/O lines | |
1da177e4 LT |
549 | * @write_buf: [REPLACEABLE] write data from the buffer to the chip |
550 | * @read_buf: [REPLACEABLE] read data from the chip into the buffer | |
1da177e4 | 551 | * @select_chip: [REPLACEABLE] select chip nr |
ce157510 BN |
552 | * @block_bad: [REPLACEABLE] check if a block is bad, using OOB markers |
553 | * @block_markbad: [REPLACEABLE] mark a block bad | |
25985edc | 554 | * @cmd_ctrl: [BOARDSPECIFIC] hardwarespecific function for controlling |
7abd3ef9 | 555 | * ALE/CLE/nCE. Also used to write command and address |
25985edc | 556 | * @init_size: [BOARDSPECIFIC] hardwarespecific function for setting |
12a40a57 HS |
557 | * mtd->oobsize, mtd->writesize and so on. |
558 | * @id_data contains the 8 bytes values of NAND_CMD_READID. | |
559 | * Return with the bus width. | |
7854d3f7 | 560 | * @dev_ready: [BOARDSPECIFIC] hardwarespecific function for accessing |
a0491fc4 SAS |
561 | * device ready/busy line. If set to NULL no access to |
562 | * ready/busy is available and the ready/busy information | |
563 | * is read from the chip status register. | |
564 | * @cmdfunc: [REPLACEABLE] hardwarespecific function for writing | |
565 | * commands to the chip. | |
566 | * @waitfunc: [REPLACEABLE] hardwarespecific function for wait on | |
567 | * ready. | |
ba84fb59 BN |
568 | * @setup_read_retry: [FLASHSPECIFIC] flash (vendor) specific function for |
569 | * setting the read-retry mode. Mostly needed for MLC NAND. | |
7854d3f7 | 570 | * @ecc: [BOARDSPECIFIC] ECC control structure |
844d3b42 RD |
571 | * @buffers: buffer structure for read/write |
572 | * @hwcontrol: platform-specific hardware control structure | |
49c50b97 | 573 | * @erase: [REPLACEABLE] erase function |
1da177e4 | 574 | * @scan_bbt: [REPLACEABLE] function to scan bad block table |
25985edc | 575 | * @chip_delay: [BOARDSPECIFIC] chip dependent delay for transferring |
a0491fc4 | 576 | * data from array to read regs (tR). |
2c0a2bed | 577 | * @state: [INTERN] the current state of the NAND device |
e9195edc BN |
578 | * @oob_poi: "poison value buffer," used for laying out OOB data |
579 | * before writing | |
a0491fc4 SAS |
580 | * @page_shift: [INTERN] number of address bits in a page (column |
581 | * address bits). | |
1da177e4 LT |
582 | * @phys_erase_shift: [INTERN] number of address bits in a physical eraseblock |
583 | * @bbt_erase_shift: [INTERN] number of address bits in a bbt entry | |
584 | * @chip_shift: [INTERN] number of address bits in one chip | |
a0491fc4 SAS |
585 | * @options: [BOARDSPECIFIC] various chip options. They can partly |
586 | * be set to inform nand_scan about special functionality. | |
587 | * See the defines for further explanation. | |
5fb1549d BN |
588 | * @bbt_options: [INTERN] bad block specific options. All options used |
589 | * here must come from bbm.h. By default, these options | |
590 | * will be copied to the appropriate nand_bbt_descr's. | |
a0491fc4 SAS |
591 | * @badblockpos: [INTERN] position of the bad block marker in the oob |
592 | * area. | |
661a0832 BN |
593 | * @badblockbits: [INTERN] minimum number of set bits in a good block's |
594 | * bad block marker position; i.e., BBM == 11110111b is | |
595 | * not bad when badblockbits == 7 | |
7db906b7 | 596 | * @bits_per_cell: [INTERN] number of bits per cell. i.e., 1 means SLC. |
4cfeca2d HS |
597 | * @ecc_strength_ds: [INTERN] ECC correctability from the datasheet. |
598 | * Minimum amount of bit errors per @ecc_step_ds guaranteed | |
599 | * to be correctable. If unknown, set to zero. | |
600 | * @ecc_step_ds: [INTERN] ECC step required by the @ecc_strength_ds, | |
601 | * also from the datasheet. It is the recommended ECC step | |
602 | * size, if known; if unknown, set to zero. | |
57a94e24 BB |
603 | * @onfi_timing_mode_default: [INTERN] default ONFI timing mode. This field is |
604 | * either deduced from the datasheet if the NAND | |
605 | * chip is not ONFI compliant or set to 0 if it is | |
606 | * (an ONFI chip is always configured in mode 0 | |
607 | * after a NAND reset) | |
1da177e4 LT |
608 | * @numchips: [INTERN] number of physical chips |
609 | * @chipsize: [INTERN] the size of one chip for multichip arrays | |
610 | * @pagemask: [INTERN] page number mask = number of (pages / chip) - 1 | |
a0491fc4 SAS |
611 | * @pagebuf: [INTERN] holds the pagenumber which is currently in |
612 | * data_buf. | |
edbc4540 MD |
613 | * @pagebuf_bitflips: [INTERN] holds the bitflip count for the page which is |
614 | * currently in data_buf. | |
29072b96 | 615 | * @subpagesize: [INTERN] holds the subpagesize |
a0491fc4 SAS |
616 | * @onfi_version: [INTERN] holds the chip ONFI version (BCD encoded), |
617 | * non 0 if ONFI supported. | |
d94abba7 HS |
618 | * @jedec_version: [INTERN] holds the chip JEDEC version (BCD encoded), |
619 | * non 0 if JEDEC supported. | |
a0491fc4 SAS |
620 | * @onfi_params: [INTERN] holds the ONFI page parameter when ONFI is |
621 | * supported, 0 otherwise. | |
d94abba7 HS |
622 | * @jedec_params: [INTERN] holds the JEDEC parameter page when JEDEC is |
623 | * supported, 0 otherwise. | |
ba84fb59 | 624 | * @read_retries: [INTERN] the number of read retry modes supported |
9ef525a9 RD |
625 | * @onfi_set_features: [REPLACEABLE] set the features for ONFI nand |
626 | * @onfi_get_features: [REPLACEABLE] get the features for ONFI nand | |
1da177e4 | 627 | * @bbt: [INTERN] bad block table pointer |
a0491fc4 SAS |
628 | * @bbt_td: [REPLACEABLE] bad block table descriptor for flash |
629 | * lookup. | |
1da177e4 | 630 | * @bbt_md: [REPLACEABLE] bad block table mirror descriptor |
a0491fc4 SAS |
631 | * @badblock_pattern: [REPLACEABLE] bad block scan pattern used for initial |
632 | * bad block scan. | |
633 | * @controller: [REPLACEABLE] a pointer to a hardware controller | |
7854d3f7 | 634 | * structure which is shared among multiple independent |
a0491fc4 | 635 | * devices. |
32c8db8f | 636 | * @priv: [OPTIONAL] pointer to private chip data |
a0491fc4 SAS |
637 | * @errstat: [OPTIONAL] hardware specific function to perform |
638 | * additional error status checks (determine if errors are | |
639 | * correctable). | |
351edd24 | 640 | * @write_page: [REPLACEABLE] High-level page write function |
1da177e4 | 641 | */ |
61ecfa87 | 642 | |
1da177e4 | 643 | struct nand_chip { |
b46daf7e SAS |
644 | void __iomem *IO_ADDR_R; |
645 | void __iomem *IO_ADDR_W; | |
646 | ||
647 | uint8_t (*read_byte)(struct mtd_info *mtd); | |
648 | u16 (*read_word)(struct mtd_info *mtd); | |
05f78359 | 649 | void (*write_byte)(struct mtd_info *mtd, uint8_t byte); |
b46daf7e SAS |
650 | void (*write_buf)(struct mtd_info *mtd, const uint8_t *buf, int len); |
651 | void (*read_buf)(struct mtd_info *mtd, uint8_t *buf, int len); | |
b46daf7e SAS |
652 | void (*select_chip)(struct mtd_info *mtd, int chip); |
653 | int (*block_bad)(struct mtd_info *mtd, loff_t ofs, int getchip); | |
654 | int (*block_markbad)(struct mtd_info *mtd, loff_t ofs); | |
655 | void (*cmd_ctrl)(struct mtd_info *mtd, int dat, unsigned int ctrl); | |
656 | int (*init_size)(struct mtd_info *mtd, struct nand_chip *this, | |
657 | u8 *id_data); | |
658 | int (*dev_ready)(struct mtd_info *mtd); | |
659 | void (*cmdfunc)(struct mtd_info *mtd, unsigned command, int column, | |
660 | int page_addr); | |
661 | int(*waitfunc)(struct mtd_info *mtd, struct nand_chip *this); | |
49c50b97 | 662 | int (*erase)(struct mtd_info *mtd, int page); |
b46daf7e SAS |
663 | int (*scan_bbt)(struct mtd_info *mtd); |
664 | int (*errstat)(struct mtd_info *mtd, struct nand_chip *this, int state, | |
665 | int status, int page); | |
666 | int (*write_page)(struct mtd_info *mtd, struct nand_chip *chip, | |
837a6ba4 GP |
667 | uint32_t offset, int data_len, const uint8_t *buf, |
668 | int oob_required, int page, int cached, int raw); | |
7db03ecc HS |
669 | int (*onfi_set_features)(struct mtd_info *mtd, struct nand_chip *chip, |
670 | int feature_addr, uint8_t *subfeature_para); | |
671 | int (*onfi_get_features)(struct mtd_info *mtd, struct nand_chip *chip, | |
672 | int feature_addr, uint8_t *subfeature_para); | |
ba84fb59 | 673 | int (*setup_read_retry)(struct mtd_info *mtd, int retry_mode); |
b46daf7e SAS |
674 | |
675 | int chip_delay; | |
676 | unsigned int options; | |
5fb1549d | 677 | unsigned int bbt_options; |
b46daf7e SAS |
678 | |
679 | int page_shift; | |
680 | int phys_erase_shift; | |
681 | int bbt_erase_shift; | |
682 | int chip_shift; | |
683 | int numchips; | |
684 | uint64_t chipsize; | |
685 | int pagemask; | |
686 | int pagebuf; | |
edbc4540 | 687 | unsigned int pagebuf_bitflips; |
b46daf7e | 688 | int subpagesize; |
7db906b7 | 689 | uint8_t bits_per_cell; |
4cfeca2d HS |
690 | uint16_t ecc_strength_ds; |
691 | uint16_t ecc_step_ds; | |
57a94e24 | 692 | int onfi_timing_mode_default; |
b46daf7e SAS |
693 | int badblockpos; |
694 | int badblockbits; | |
695 | ||
696 | int onfi_version; | |
d94abba7 HS |
697 | int jedec_version; |
698 | union { | |
699 | struct nand_onfi_params onfi_params; | |
700 | struct nand_jedec_params jedec_params; | |
701 | }; | |
d1e1f4e4 | 702 | |
ba84fb59 BN |
703 | int read_retries; |
704 | ||
b46daf7e | 705 | flstate_t state; |
f75e5097 | 706 | |
b46daf7e SAS |
707 | uint8_t *oob_poi; |
708 | struct nand_hw_control *controller; | |
f75e5097 TG |
709 | |
710 | struct nand_ecc_ctrl ecc; | |
4bf63fcb | 711 | struct nand_buffers *buffers; |
f75e5097 TG |
712 | struct nand_hw_control hwcontrol; |
713 | ||
b46daf7e SAS |
714 | uint8_t *bbt; |
715 | struct nand_bbt_descr *bbt_td; | |
716 | struct nand_bbt_descr *bbt_md; | |
f75e5097 | 717 | |
b46daf7e | 718 | struct nand_bbt_descr *badblock_pattern; |
f75e5097 | 719 | |
b46daf7e | 720 | void *priv; |
1da177e4 LT |
721 | }; |
722 | ||
723 | /* | |
724 | * NAND Flash Manufacturer ID Codes | |
725 | */ | |
726 | #define NAND_MFR_TOSHIBA 0x98 | |
727 | #define NAND_MFR_SAMSUNG 0xec | |
728 | #define NAND_MFR_FUJITSU 0x04 | |
729 | #define NAND_MFR_NATIONAL 0x8f | |
730 | #define NAND_MFR_RENESAS 0x07 | |
731 | #define NAND_MFR_STMICRO 0x20 | |
2c0a2bed | 732 | #define NAND_MFR_HYNIX 0xad |
8c60e547 | 733 | #define NAND_MFR_MICRON 0x2c |
30eb0db0 | 734 | #define NAND_MFR_AMD 0x01 |
c1257b47 | 735 | #define NAND_MFR_MACRONIX 0xc2 |
b1ccfab3 | 736 | #define NAND_MFR_EON 0x92 |
3f97c6ff | 737 | #define NAND_MFR_SANDISK 0x45 |
4968a412 | 738 | #define NAND_MFR_INTEL 0x89 |
1da177e4 | 739 | |
53552d22 AB |
740 | /* The maximum expected count of bytes in the NAND ID sequence */ |
741 | #define NAND_MAX_ID_LEN 8 | |
742 | ||
8dbfae1e AB |
743 | /* |
744 | * A helper for defining older NAND chips where the second ID byte fully | |
745 | * defined the chip, including the geometry (chip size, eraseblock size, page | |
5bfa9b71 | 746 | * size). All these chips have 512 bytes NAND page size. |
8dbfae1e | 747 | */ |
5bfa9b71 AB |
748 | #define LEGACY_ID_NAND(nm, devid, chipsz, erasesz, opts) \ |
749 | { .name = (nm), {{ .dev_id = (devid) }}, .pagesize = 512, \ | |
750 | .chipsize = (chipsz), .erasesize = (erasesz), .options = (opts) } | |
8dbfae1e AB |
751 | |
752 | /* | |
753 | * A helper for defining newer chips which report their page size and | |
754 | * eraseblock size via the extended ID bytes. | |
755 | * | |
756 | * The real difference between LEGACY_ID_NAND and EXTENDED_ID_NAND is that with | |
757 | * EXTENDED_ID_NAND, manufacturers overloaded the same device ID so that the | |
758 | * device ID now only represented a particular total chip size (and voltage, | |
759 | * buswidth), and the page size, eraseblock size, and OOB size could vary while | |
760 | * using the same device ID. | |
761 | */ | |
8e12b474 AB |
762 | #define EXTENDED_ID_NAND(nm, devid, chipsz, opts) \ |
763 | { .name = (nm), {{ .dev_id = (devid) }}, .chipsize = (chipsz), \ | |
8dbfae1e AB |
764 | .options = (opts) } |
765 | ||
2dc0bdd9 HS |
766 | #define NAND_ECC_INFO(_strength, _step) \ |
767 | { .strength_ds = (_strength), .step_ds = (_step) } | |
768 | #define NAND_ECC_STRENGTH(type) ((type)->ecc.strength_ds) | |
769 | #define NAND_ECC_STEP(type) ((type)->ecc.step_ds) | |
770 | ||
1da177e4 LT |
771 | /** |
772 | * struct nand_flash_dev - NAND Flash Device ID Structure | |
68aa352d AB |
773 | * @name: a human-readable name of the NAND chip |
774 | * @dev_id: the device ID (the second byte of the full chip ID array) | |
8e12b474 AB |
775 | * @mfr_id: manufecturer ID part of the full chip ID array (refers the same |
776 | * memory address as @id[0]) | |
777 | * @dev_id: device ID part of the full chip ID array (refers the same memory | |
778 | * address as @id[1]) | |
779 | * @id: full device ID array | |
68aa352d AB |
780 | * @pagesize: size of the NAND page in bytes; if 0, then the real page size (as |
781 | * well as the eraseblock size) is determined from the extended NAND | |
782 | * chip ID array) | |
68aa352d | 783 | * @chipsize: total chip size in MiB |
ecb42fea | 784 | * @erasesize: eraseblock size in bytes (determined from the extended ID if 0) |
68aa352d | 785 | * @options: stores various chip bit options |
f22d5f63 HS |
786 | * @id_len: The valid length of the @id. |
787 | * @oobsize: OOB size | |
7b7d8982 | 788 | * @ecc: ECC correctability and step information from the datasheet. |
2dc0bdd9 HS |
789 | * @ecc.strength_ds: The ECC correctability from the datasheet, same as the |
790 | * @ecc_strength_ds in nand_chip{}. | |
791 | * @ecc.step_ds: The ECC step required by the @ecc.strength_ds, same as the | |
792 | * @ecc_step_ds in nand_chip{}, also from the datasheet. | |
793 | * For example, the "4bit ECC for each 512Byte" can be set with | |
794 | * NAND_ECC_INFO(4, 512). | |
57a94e24 BB |
795 | * @onfi_timing_mode_default: the default ONFI timing mode entered after a NAND |
796 | * reset. Should be deduced from timings described | |
797 | * in the datasheet. | |
798 | * | |
1da177e4 LT |
799 | */ |
800 | struct nand_flash_dev { | |
801 | char *name; | |
8e12b474 AB |
802 | union { |
803 | struct { | |
804 | uint8_t mfr_id; | |
805 | uint8_t dev_id; | |
806 | }; | |
53552d22 | 807 | uint8_t id[NAND_MAX_ID_LEN]; |
8e12b474 | 808 | }; |
ecb42fea AB |
809 | unsigned int pagesize; |
810 | unsigned int chipsize; | |
811 | unsigned int erasesize; | |
812 | unsigned int options; | |
f22d5f63 HS |
813 | uint16_t id_len; |
814 | uint16_t oobsize; | |
2dc0bdd9 HS |
815 | struct { |
816 | uint16_t strength_ds; | |
817 | uint16_t step_ds; | |
818 | } ecc; | |
57a94e24 | 819 | int onfi_timing_mode_default; |
1da177e4 LT |
820 | }; |
821 | ||
822 | /** | |
823 | * struct nand_manufacturers - NAND Flash Manufacturer ID Structure | |
824 | * @name: Manufacturer name | |
2c0a2bed | 825 | * @id: manufacturer ID code of device. |
1da177e4 LT |
826 | */ |
827 | struct nand_manufacturers { | |
828 | int id; | |
a0491fc4 | 829 | char *name; |
1da177e4 LT |
830 | }; |
831 | ||
832 | extern struct nand_flash_dev nand_flash_ids[]; | |
833 | extern struct nand_manufacturers nand_manuf_ids[]; | |
834 | ||
f5bbdacc | 835 | extern int nand_scan_bbt(struct mtd_info *mtd, struct nand_bbt_descr *bd); |
f5bbdacc | 836 | extern int nand_default_bbt(struct mtd_info *mtd); |
b32843b7 | 837 | extern int nand_markbad_bbt(struct mtd_info *mtd, loff_t offs); |
8471bb73 | 838 | extern int nand_isreserved_bbt(struct mtd_info *mtd, loff_t offs); |
f5bbdacc TG |
839 | extern int nand_isbad_bbt(struct mtd_info *mtd, loff_t offs, int allowbbt); |
840 | extern int nand_erase_nand(struct mtd_info *mtd, struct erase_info *instr, | |
841 | int allowbbt); | |
842 | extern int nand_do_read(struct mtd_info *mtd, loff_t from, size_t len, | |
a0491fc4 | 843 | size_t *retlen, uint8_t *buf); |
1da177e4 | 844 | |
41796c2e TG |
845 | /** |
846 | * struct platform_nand_chip - chip level device structure | |
41796c2e | 847 | * @nr_chips: max. number of chips to scan for |
844d3b42 | 848 | * @chip_offset: chip number offset |
8be834f7 | 849 | * @nr_partitions: number of partitions pointed to by partitions (or zero) |
41796c2e TG |
850 | * @partitions: mtd partition list |
851 | * @chip_delay: R/B delay value in us | |
852 | * @options: Option flags, e.g. 16bit buswidth | |
a40f7341 | 853 | * @bbt_options: BBT option flags, e.g. NAND_BBT_USE_FLASH |
7854d3f7 | 854 | * @ecclayout: ECC layout info structure |
972edcb7 | 855 | * @part_probe_types: NULL-terminated array of probe types |
41796c2e TG |
856 | */ |
857 | struct platform_nand_chip { | |
b46daf7e SAS |
858 | int nr_chips; |
859 | int chip_offset; | |
860 | int nr_partitions; | |
861 | struct mtd_partition *partitions; | |
862 | struct nand_ecclayout *ecclayout; | |
863 | int chip_delay; | |
864 | unsigned int options; | |
a40f7341 | 865 | unsigned int bbt_options; |
b46daf7e | 866 | const char **part_probe_types; |
41796c2e TG |
867 | }; |
868 | ||
bf95efd4 HS |
869 | /* Keep gcc happy */ |
870 | struct platform_device; | |
871 | ||
41796c2e TG |
872 | /** |
873 | * struct platform_nand_ctrl - controller level device structure | |
bf95efd4 HS |
874 | * @probe: platform specific function to probe/setup hardware |
875 | * @remove: platform specific function to remove/teardown hardware | |
41796c2e TG |
876 | * @hwcontrol: platform specific hardware control structure |
877 | * @dev_ready: platform specific function to read ready/busy pin | |
878 | * @select_chip: platform specific chip select function | |
972edcb7 VW |
879 | * @cmd_ctrl: platform specific function for controlling |
880 | * ALE/CLE/nCE. Also used to write command and address | |
d6fed9e9 AC |
881 | * @write_buf: platform specific function for write buffer |
882 | * @read_buf: platform specific function for read buffer | |
25806d3c | 883 | * @read_byte: platform specific function to read one byte from chip |
844d3b42 | 884 | * @priv: private data to transport driver specific settings |
41796c2e TG |
885 | * |
886 | * All fields are optional and depend on the hardware driver requirements | |
887 | */ | |
888 | struct platform_nand_ctrl { | |
b46daf7e SAS |
889 | int (*probe)(struct platform_device *pdev); |
890 | void (*remove)(struct platform_device *pdev); | |
891 | void (*hwcontrol)(struct mtd_info *mtd, int cmd); | |
892 | int (*dev_ready)(struct mtd_info *mtd); | |
893 | void (*select_chip)(struct mtd_info *mtd, int chip); | |
894 | void (*cmd_ctrl)(struct mtd_info *mtd, int dat, unsigned int ctrl); | |
895 | void (*write_buf)(struct mtd_info *mtd, const uint8_t *buf, int len); | |
896 | void (*read_buf)(struct mtd_info *mtd, uint8_t *buf, int len); | |
b4f7aa84 | 897 | unsigned char (*read_byte)(struct mtd_info *mtd); |
b46daf7e | 898 | void *priv; |
41796c2e TG |
899 | }; |
900 | ||
972edcb7 VW |
901 | /** |
902 | * struct platform_nand_data - container structure for platform-specific data | |
903 | * @chip: chip level chip structure | |
904 | * @ctrl: controller level device structure | |
905 | */ | |
906 | struct platform_nand_data { | |
b46daf7e SAS |
907 | struct platform_nand_chip chip; |
908 | struct platform_nand_ctrl ctrl; | |
972edcb7 VW |
909 | }; |
910 | ||
41796c2e TG |
911 | /* Some helpers to access the data structures */ |
912 | static inline | |
913 | struct platform_nand_chip *get_platform_nandchip(struct mtd_info *mtd) | |
914 | { | |
915 | struct nand_chip *chip = mtd->priv; | |
916 | ||
917 | return chip->priv; | |
918 | } | |
919 | ||
5b40db68 HS |
920 | /* return the supported features. */ |
921 | static inline int onfi_feature(struct nand_chip *chip) | |
922 | { | |
923 | return chip->onfi_version ? le16_to_cpu(chip->onfi_params.features) : 0; | |
924 | } | |
925 | ||
3e70192c HS |
926 | /* return the supported asynchronous timing mode. */ |
927 | static inline int onfi_get_async_timing_mode(struct nand_chip *chip) | |
928 | { | |
929 | if (!chip->onfi_version) | |
930 | return ONFI_TIMING_MODE_UNKNOWN; | |
931 | return le16_to_cpu(chip->onfi_params.async_timing_mode); | |
932 | } | |
933 | ||
934 | /* return the supported synchronous timing mode. */ | |
935 | static inline int onfi_get_sync_timing_mode(struct nand_chip *chip) | |
936 | { | |
937 | if (!chip->onfi_version) | |
938 | return ONFI_TIMING_MODE_UNKNOWN; | |
939 | return le16_to_cpu(chip->onfi_params.src_sync_timing_mode); | |
940 | } | |
941 | ||
1d0ed69d HS |
942 | /* |
943 | * Check if it is a SLC nand. | |
944 | * The !nand_is_slc() can be used to check the MLC/TLC nand chips. | |
945 | * We do not distinguish the MLC and TLC now. | |
946 | */ | |
947 | static inline bool nand_is_slc(struct nand_chip *chip) | |
948 | { | |
7db906b7 | 949 | return chip->bits_per_cell == 1; |
1d0ed69d | 950 | } |
3dad2344 BN |
951 | |
952 | /** | |
953 | * Check if the opcode's address should be sent only on the lower 8 bits | |
954 | * @command: opcode to check | |
955 | */ | |
956 | static inline int nand_opcode_8bits(unsigned int command) | |
957 | { | |
e34fcb07 DM |
958 | switch (command) { |
959 | case NAND_CMD_READID: | |
960 | case NAND_CMD_PARAM: | |
961 | case NAND_CMD_GET_FEATURES: | |
962 | case NAND_CMD_SET_FEATURES: | |
963 | return 1; | |
964 | default: | |
965 | break; | |
966 | } | |
967 | return 0; | |
3dad2344 BN |
968 | } |
969 | ||
7852f896 HS |
970 | /* return the supported JEDEC features. */ |
971 | static inline int jedec_feature(struct nand_chip *chip) | |
972 | { | |
973 | return chip->jedec_version ? le16_to_cpu(chip->jedec_params.features) | |
974 | : 0; | |
975 | } | |
bb5fd0b6 | 976 | |
b25046b1 | 977 | /* |
bb5fd0b6 BB |
978 | * struct nand_sdr_timings - SDR NAND chip timings |
979 | * | |
980 | * This struct defines the timing requirements of a SDR NAND chip. | |
981 | * These informations can be found in every NAND datasheets and the timings | |
982 | * meaning are described in the ONFI specifications: | |
983 | * www.onfi.org/~/media/ONFI/specs/onfi_3_1_spec.pdf (chapter 4.15 Timing | |
984 | * Parameters) | |
985 | * | |
986 | * All these timings are expressed in picoseconds. | |
987 | */ | |
988 | ||
989 | struct nand_sdr_timings { | |
990 | u32 tALH_min; | |
991 | u32 tADL_min; | |
992 | u32 tALS_min; | |
993 | u32 tAR_min; | |
994 | u32 tCEA_max; | |
995 | u32 tCEH_min; | |
996 | u32 tCH_min; | |
997 | u32 tCHZ_max; | |
998 | u32 tCLH_min; | |
999 | u32 tCLR_min; | |
1000 | u32 tCLS_min; | |
1001 | u32 tCOH_min; | |
1002 | u32 tCS_min; | |
1003 | u32 tDH_min; | |
1004 | u32 tDS_min; | |
1005 | u32 tFEAT_max; | |
1006 | u32 tIR_min; | |
1007 | u32 tITC_max; | |
1008 | u32 tRC_min; | |
1009 | u32 tREA_max; | |
1010 | u32 tREH_min; | |
1011 | u32 tRHOH_min; | |
1012 | u32 tRHW_min; | |
1013 | u32 tRHZ_max; | |
1014 | u32 tRLOH_min; | |
1015 | u32 tRP_min; | |
1016 | u32 tRR_min; | |
1017 | u64 tRST_max; | |
1018 | u32 tWB_max; | |
1019 | u32 tWC_min; | |
1020 | u32 tWH_min; | |
1021 | u32 tWHR_min; | |
1022 | u32 tWP_min; | |
1023 | u32 tWW_min; | |
1024 | }; | |
974647ea BB |
1025 | |
1026 | /* get timing characteristics from ONFI timing mode. */ | |
1027 | const struct nand_sdr_timings *onfi_async_timing_mode_to_sdr_timings(int mode); | |
1da177e4 | 1028 | #endif /* __LINUX_MTD_NAND_H */ |