]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * pci.h | |
3 | * | |
4 | * PCI defines and function prototypes | |
5 | * Copyright 1994, Drew Eckhardt | |
6 | * Copyright 1997--1999 Martin Mares <mj@ucw.cz> | |
7 | * | |
8 | * For more information, please consult the following manuals (look at | |
9 | * http://www.pcisig.com/ for how to get them): | |
10 | * | |
11 | * PCI BIOS Specification | |
12 | * PCI Local Bus Specification | |
13 | * PCI to PCI Bridge Specification | |
14 | * PCI System Design Guide | |
15 | */ | |
16 | ||
17 | #ifndef LINUX_PCI_H | |
18 | #define LINUX_PCI_H | |
19 | ||
f46753c5 | 20 | #include <linux/pci_regs.h> /* The pci register defines */ |
1da177e4 | 21 | |
1da177e4 LT |
22 | /* |
23 | * The PCI interface treats multi-function devices as independent | |
24 | * devices. The slot/function address of each device is encoded | |
25 | * in a single byte as follows: | |
26 | * | |
27 | * 7:3 = slot | |
28 | * 2:0 = function | |
29 | */ | |
05cca6e5 | 30 | #define PCI_DEVFN(slot, func) ((((slot) & 0x1f) << 3) | ((func) & 0x07)) |
1da177e4 LT |
31 | #define PCI_SLOT(devfn) (((devfn) >> 3) & 0x1f) |
32 | #define PCI_FUNC(devfn) ((devfn) & 0x07) | |
33 | ||
34 | /* Ioctls for /proc/bus/pci/X/Y nodes. */ | |
35 | #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8) | |
36 | #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00) /* Get controller for PCI device. */ | |
37 | #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01) /* Set mmap state to I/O space. */ | |
38 | #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02) /* Set mmap state to MEM space. */ | |
39 | #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03) /* Enable/disable write-combining. */ | |
40 | ||
41 | #ifdef __KERNEL__ | |
42 | ||
778382e0 DW |
43 | #include <linux/mod_devicetable.h> |
44 | ||
1da177e4 | 45 | #include <linux/types.h> |
98db6f19 | 46 | #include <linux/init.h> |
1da177e4 LT |
47 | #include <linux/ioport.h> |
48 | #include <linux/list.h> | |
4a7fb636 | 49 | #include <linux/compiler.h> |
1da177e4 | 50 | #include <linux/errno.h> |
f46753c5 | 51 | #include <linux/kobject.h> |
bae94d02 | 52 | #include <asm/atomic.h> |
1da177e4 | 53 | #include <linux/device.h> |
1388cc96 | 54 | #include <linux/io.h> |
1da177e4 | 55 | |
7e7a43c3 AB |
56 | /* Include the ID list */ |
57 | #include <linux/pci_ids.h> | |
58 | ||
f46753c5 AC |
59 | /* pci_slot represents a physical slot */ |
60 | struct pci_slot { | |
61 | struct pci_bus *bus; /* The bus this slot is on */ | |
62 | struct list_head list; /* node in list of slots on this bus */ | |
63 | struct hotplug_slot *hotplug; /* Hotplug info (migrate over time) */ | |
64 | unsigned char number; /* PCI_SLOT(pci_dev->devfn) */ | |
65 | struct kobject kobj; | |
66 | }; | |
67 | ||
0ad772ec AC |
68 | static inline const char *pci_slot_name(const struct pci_slot *slot) |
69 | { | |
70 | return kobject_name(&slot->kobj); | |
71 | } | |
72 | ||
1da177e4 LT |
73 | /* File state for mmap()s on /proc/bus/pci/X/Y */ |
74 | enum pci_mmap_state { | |
75 | pci_mmap_io, | |
76 | pci_mmap_mem | |
77 | }; | |
78 | ||
79 | /* This defines the direction arg to the DMA mapping routines. */ | |
80 | #define PCI_DMA_BIDIRECTIONAL 0 | |
81 | #define PCI_DMA_TODEVICE 1 | |
82 | #define PCI_DMA_FROMDEVICE 2 | |
83 | #define PCI_DMA_NONE 3 | |
84 | ||
1da177e4 LT |
85 | #define DEVICE_COUNT_RESOURCE 12 |
86 | ||
87 | typedef int __bitwise pci_power_t; | |
88 | ||
4352dfd5 GKH |
89 | #define PCI_D0 ((pci_power_t __force) 0) |
90 | #define PCI_D1 ((pci_power_t __force) 1) | |
91 | #define PCI_D2 ((pci_power_t __force) 2) | |
1da177e4 LT |
92 | #define PCI_D3hot ((pci_power_t __force) 3) |
93 | #define PCI_D3cold ((pci_power_t __force) 4) | |
3fe9d19f | 94 | #define PCI_UNKNOWN ((pci_power_t __force) 5) |
438510f6 | 95 | #define PCI_POWER_ERROR ((pci_power_t __force) -1) |
1da177e4 | 96 | |
392a1ce7 LV |
97 | /** The pci_channel state describes connectivity between the CPU and |
98 | * the pci device. If some PCI bus between here and the pci device | |
99 | * has crashed or locked up, this info is reflected here. | |
100 | */ | |
101 | typedef unsigned int __bitwise pci_channel_state_t; | |
102 | ||
103 | enum pci_channel_state { | |
104 | /* I/O channel is in normal state */ | |
105 | pci_channel_io_normal = (__force pci_channel_state_t) 1, | |
106 | ||
107 | /* I/O to channel is blocked */ | |
108 | pci_channel_io_frozen = (__force pci_channel_state_t) 2, | |
109 | ||
110 | /* PCI card is dead */ | |
111 | pci_channel_io_perm_failure = (__force pci_channel_state_t) 3, | |
112 | }; | |
113 | ||
f7bdd12d BK |
114 | typedef unsigned int __bitwise pcie_reset_state_t; |
115 | ||
116 | enum pcie_reset_state { | |
117 | /* Reset is NOT asserted (Use to deassert reset) */ | |
118 | pcie_deassert_reset = (__force pcie_reset_state_t) 1, | |
119 | ||
120 | /* Use #PERST to reset PCI-E device */ | |
121 | pcie_warm_reset = (__force pcie_reset_state_t) 2, | |
122 | ||
123 | /* Use PCI-E Hot Reset to reset device */ | |
124 | pcie_hot_reset = (__force pcie_reset_state_t) 3 | |
125 | }; | |
126 | ||
ba698ad4 DM |
127 | typedef unsigned short __bitwise pci_dev_flags_t; |
128 | enum pci_dev_flags { | |
129 | /* INTX_DISABLE in PCI_COMMAND register disables MSI | |
130 | * generation too. | |
131 | */ | |
132 | PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG = (__force pci_dev_flags_t) 1, | |
979b1791 AC |
133 | /* Device configuration is irrevocably lost if disabled into D3 */ |
134 | PCI_DEV_FLAGS_NO_D3 = (__force pci_dev_flags_t) 2, | |
ba698ad4 DM |
135 | }; |
136 | ||
e1d3a908 SA |
137 | enum pci_irq_reroute_variant { |
138 | INTEL_IRQ_REROUTE_VARIANT = 1, | |
139 | MAX_IRQ_REROUTE_VARIANTS = 3 | |
140 | }; | |
141 | ||
6e325a62 MT |
142 | typedef unsigned short __bitwise pci_bus_flags_t; |
143 | enum pci_bus_flags { | |
d556ad4b PO |
144 | PCI_BUS_FLAGS_NO_MSI = (__force pci_bus_flags_t) 1, |
145 | PCI_BUS_FLAGS_NO_MMRBC = (__force pci_bus_flags_t) 2, | |
6e325a62 MT |
146 | }; |
147 | ||
41017f0c SL |
148 | struct pci_cap_saved_state { |
149 | struct hlist_node next; | |
150 | char cap_nr; | |
151 | u32 data[0]; | |
152 | }; | |
153 | ||
7d715a6c | 154 | struct pcie_link_state; |
ee69439c JB |
155 | struct pci_vpd; |
156 | ||
1da177e4 LT |
157 | /* |
158 | * The pci_dev structure is used to describe PCI devices. | |
159 | */ | |
160 | struct pci_dev { | |
1da177e4 LT |
161 | struct list_head bus_list; /* node in per-bus list */ |
162 | struct pci_bus *bus; /* bus this device is on */ | |
163 | struct pci_bus *subordinate; /* bus this device bridges to */ | |
164 | ||
165 | void *sysdata; /* hook for sys-specific extension */ | |
166 | struct proc_dir_entry *procent; /* device entry in /proc/bus/pci */ | |
f46753c5 | 167 | struct pci_slot *slot; /* Physical slot this device is in */ |
1da177e4 LT |
168 | |
169 | unsigned int devfn; /* encoded device & function index */ | |
170 | unsigned short vendor; | |
171 | unsigned short device; | |
172 | unsigned short subsystem_vendor; | |
173 | unsigned short subsystem_device; | |
174 | unsigned int class; /* 3 bytes: (base,sub,prog-if) */ | |
b8a3a521 | 175 | u8 revision; /* PCI revision, low byte of class word */ |
1da177e4 | 176 | u8 hdr_type; /* PCI header type (`multi' flag masked out) */ |
994a65e2 | 177 | u8 pcie_type; /* PCI-E device/port type */ |
1da177e4 | 178 | u8 rom_base_reg; /* which config register controls the ROM */ |
ffeff788 | 179 | u8 pin; /* which interrupt pin this device uses */ |
1da177e4 LT |
180 | |
181 | struct pci_driver *driver; /* which driver has allocated this device */ | |
182 | u64 dma_mask; /* Mask of the bits of bus address this | |
183 | device implements. Normally this is | |
184 | 0xffffffff. You only need to change | |
185 | this if your device has broken DMA | |
186 | or supports 64-bit transfers. */ | |
187 | ||
4d57cdfa FT |
188 | struct device_dma_parameters dma_parms; |
189 | ||
1da177e4 LT |
190 | pci_power_t current_state; /* Current operating state. In ACPI-speak, |
191 | this is D0-D3, D0 being fully functional, | |
192 | and D3 being off. */ | |
337001b6 RW |
193 | int pm_cap; /* PM capability offset in the |
194 | configuration space */ | |
195 | unsigned int pme_support:5; /* Bitmask of states from which PME# | |
196 | can be generated */ | |
197 | unsigned int d1_support:1; /* Low power state D1 is supported */ | |
198 | unsigned int d2_support:1; /* Low power state D2 is supported */ | |
199 | unsigned int no_d1d2:1; /* Only allow D0 and D3 */ | |
1da177e4 | 200 | |
7d715a6c SL |
201 | #ifdef CONFIG_PCIEASPM |
202 | struct pcie_link_state *link_state; /* ASPM link state. */ | |
203 | #endif | |
204 | ||
392a1ce7 | 205 | pci_channel_state_t error_state; /* current connectivity state */ |
1da177e4 LT |
206 | struct device dev; /* Generic device interface */ |
207 | ||
1da177e4 LT |
208 | int cfg_size; /* Size of configuration space */ |
209 | ||
210 | /* | |
211 | * Instead of touching interrupt line and base address registers | |
212 | * directly, use the values stored here. They might be different! | |
213 | */ | |
214 | unsigned int irq; | |
215 | struct resource resource[DEVICE_COUNT_RESOURCE]; /* I/O and memory regions + expansion ROMs */ | |
216 | ||
217 | /* These fields are used by common fixups */ | |
218 | unsigned int transparent:1; /* Transparent PCI bridge */ | |
219 | unsigned int multifunction:1;/* Part of multi-function device */ | |
220 | /* keep track of device state */ | |
8a1bc901 | 221 | unsigned int is_added:1; |
1da177e4 | 222 | unsigned int is_busmaster:1; /* device is busmaster */ |
4602b88d | 223 | unsigned int no_msi:1; /* device may not use msi */ |
e04b0ea2 | 224 | unsigned int block_ucfg_access:1; /* userspace config space access is blocked */ |
bd8481e1 | 225 | unsigned int broken_parity_status:1; /* Device generates false positive parity */ |
e1d3a908 | 226 | unsigned int irq_reroute_variant:2; /* device needs IRQ rerouting variant */ |
99dc804d SL |
227 | unsigned int msi_enabled:1; |
228 | unsigned int msix_enabled:1; | |
58c3a727 | 229 | unsigned int ari_enabled:1; /* ARI forwarding */ |
9ac7849e | 230 | unsigned int is_managed:1; |
994a65e2 | 231 | unsigned int is_pcie:1; |
ba698ad4 | 232 | pci_dev_flags_t dev_flags; |
bae94d02 | 233 | atomic_t enable_cnt; /* pci_enable_device has been called */ |
4602b88d | 234 | |
1da177e4 | 235 | u32 saved_config_space[16]; /* config space saved at suspend time */ |
41017f0c | 236 | struct hlist_head saved_cap_space; |
1da177e4 LT |
237 | struct bin_attribute *rom_attr; /* attribute descriptor for sysfs ROM entry */ |
238 | int rom_attr_enabled; /* has display of the rom attribute been enabled? */ | |
239 | struct bin_attribute *res_attr[DEVICE_COUNT_RESOURCE]; /* sysfs file for resources */ | |
45aec1ae | 240 | struct bin_attribute *res_attr_wc[DEVICE_COUNT_RESOURCE]; /* sysfs file for WC mapping of resources */ |
ded86d8d | 241 | #ifdef CONFIG_PCI_MSI |
4aa9bc95 | 242 | struct list_head msi_list; |
ded86d8d | 243 | #endif |
94e61088 | 244 | struct pci_vpd *vpd; |
1da177e4 LT |
245 | }; |
246 | ||
65891215 ME |
247 | extern struct pci_dev *alloc_pci_dev(void); |
248 | ||
1da177e4 LT |
249 | #define pci_dev_b(n) list_entry(n, struct pci_dev, bus_list) |
250 | #define to_pci_dev(n) container_of(n, struct pci_dev, dev) | |
251 | #define for_each_pci_dev(d) while ((d = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, d)) != NULL) | |
252 | ||
a7369f1f LV |
253 | static inline int pci_channel_offline(struct pci_dev *pdev) |
254 | { | |
255 | return (pdev->error_state != pci_channel_io_normal); | |
256 | } | |
257 | ||
41017f0c | 258 | static inline struct pci_cap_saved_state *pci_find_saved_cap( |
05cca6e5 | 259 | struct pci_dev *pci_dev, char cap) |
41017f0c SL |
260 | { |
261 | struct pci_cap_saved_state *tmp; | |
262 | struct hlist_node *pos; | |
263 | ||
264 | hlist_for_each_entry(tmp, pos, &pci_dev->saved_cap_space, next) { | |
265 | if (tmp->cap_nr == cap) | |
266 | return tmp; | |
267 | } | |
268 | return NULL; | |
269 | } | |
270 | ||
271 | static inline void pci_add_saved_cap(struct pci_dev *pci_dev, | |
272 | struct pci_cap_saved_state *new_cap) | |
273 | { | |
274 | hlist_add_head(&new_cap->next, &pci_dev->saved_cap_space); | |
275 | } | |
276 | ||
1da177e4 LT |
277 | /* |
278 | * For PCI devices, the region numbers are assigned this way: | |
279 | * | |
280 | * 0-5 standard PCI regions | |
281 | * 6 expansion ROM | |
282 | * 7-10 bridges: address space assigned to buses behind the bridge | |
283 | */ | |
284 | ||
4352dfd5 GKH |
285 | #define PCI_ROM_RESOURCE 6 |
286 | #define PCI_BRIDGE_RESOURCES 7 | |
287 | #define PCI_NUM_RESOURCES 11 | |
1da177e4 LT |
288 | |
289 | #ifndef PCI_BUS_NUM_RESOURCES | |
30a18d6c | 290 | #define PCI_BUS_NUM_RESOURCES 16 |
1da177e4 | 291 | #endif |
4352dfd5 GKH |
292 | |
293 | #define PCI_REGION_FLAG_MASK 0x0fU /* These bits of resource flags tell us the PCI region flags */ | |
1da177e4 LT |
294 | |
295 | struct pci_bus { | |
296 | struct list_head node; /* node in list of buses */ | |
297 | struct pci_bus *parent; /* parent bus this bridge is on */ | |
298 | struct list_head children; /* list of child buses */ | |
299 | struct list_head devices; /* list of devices on this bus */ | |
300 | struct pci_dev *self; /* bridge device as seen by parent */ | |
f46753c5 | 301 | struct list_head slots; /* list of slots on this bus */ |
1da177e4 LT |
302 | struct resource *resource[PCI_BUS_NUM_RESOURCES]; |
303 | /* address space routed to this bus */ | |
304 | ||
305 | struct pci_ops *ops; /* configuration access functions */ | |
306 | void *sysdata; /* hook for sys-specific extension */ | |
307 | struct proc_dir_entry *procdir; /* directory entry in /proc/bus/pci */ | |
308 | ||
309 | unsigned char number; /* bus number */ | |
310 | unsigned char primary; /* number of primary bridge */ | |
311 | unsigned char secondary; /* number of secondary bridge */ | |
312 | unsigned char subordinate; /* max number of subordinate buses */ | |
313 | ||
314 | char name[48]; | |
315 | ||
316 | unsigned short bridge_ctl; /* manage NO_ISA/FBB/et al behaviors */ | |
6e325a62 | 317 | pci_bus_flags_t bus_flags; /* Inherited by child busses */ |
1da177e4 | 318 | struct device *bridge; |
fd7d1ced | 319 | struct device dev; |
1da177e4 LT |
320 | struct bin_attribute *legacy_io; /* legacy I/O for this bus */ |
321 | struct bin_attribute *legacy_mem; /* legacy mem */ | |
cc74d96f | 322 | unsigned int is_added:1; |
1da177e4 LT |
323 | }; |
324 | ||
325 | #define pci_bus_b(n) list_entry(n, struct pci_bus, node) | |
fd7d1ced | 326 | #define to_pci_bus(n) container_of(n, struct pci_bus, dev) |
1da177e4 LT |
327 | |
328 | /* | |
329 | * Error values that may be returned by PCI functions. | |
330 | */ | |
331 | #define PCIBIOS_SUCCESSFUL 0x00 | |
332 | #define PCIBIOS_FUNC_NOT_SUPPORTED 0x81 | |
333 | #define PCIBIOS_BAD_VENDOR_ID 0x83 | |
334 | #define PCIBIOS_DEVICE_NOT_FOUND 0x86 | |
335 | #define PCIBIOS_BAD_REGISTER_NUMBER 0x87 | |
336 | #define PCIBIOS_SET_FAILED 0x88 | |
337 | #define PCIBIOS_BUFFER_TOO_SMALL 0x89 | |
338 | ||
339 | /* Low-level architecture-dependent routines */ | |
340 | ||
341 | struct pci_ops { | |
342 | int (*read)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *val); | |
343 | int (*write)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 val); | |
344 | }; | |
345 | ||
b6ce068a MW |
346 | /* |
347 | * ACPI needs to be able to access PCI config space before we've done a | |
348 | * PCI bus scan and created pci_bus structures. | |
349 | */ | |
350 | extern int raw_pci_read(unsigned int domain, unsigned int bus, | |
351 | unsigned int devfn, int reg, int len, u32 *val); | |
352 | extern int raw_pci_write(unsigned int domain, unsigned int bus, | |
353 | unsigned int devfn, int reg, int len, u32 val); | |
1da177e4 LT |
354 | |
355 | struct pci_bus_region { | |
c40a22e0 BH |
356 | resource_size_t start; |
357 | resource_size_t end; | |
1da177e4 LT |
358 | }; |
359 | ||
360 | struct pci_dynids { | |
361 | spinlock_t lock; /* protects list, index */ | |
362 | struct list_head list; /* for IDs added at runtime */ | |
1da177e4 LT |
363 | }; |
364 | ||
392a1ce7 LV |
365 | /* ---------------------------------------------------------------- */ |
366 | /** PCI Error Recovery System (PCI-ERS). If a PCI device driver provides | |
579082df | 367 | * a set of callbacks in struct pci_error_handlers, then that device driver |
392a1ce7 LV |
368 | * will be notified of PCI bus errors, and will be driven to recovery |
369 | * when an error occurs. | |
370 | */ | |
371 | ||
372 | typedef unsigned int __bitwise pci_ers_result_t; | |
373 | ||
374 | enum pci_ers_result { | |
375 | /* no result/none/not supported in device driver */ | |
376 | PCI_ERS_RESULT_NONE = (__force pci_ers_result_t) 1, | |
377 | ||
378 | /* Device driver can recover without slot reset */ | |
379 | PCI_ERS_RESULT_CAN_RECOVER = (__force pci_ers_result_t) 2, | |
380 | ||
381 | /* Device driver wants slot to be reset. */ | |
382 | PCI_ERS_RESULT_NEED_RESET = (__force pci_ers_result_t) 3, | |
383 | ||
384 | /* Device has completely failed, is unrecoverable */ | |
385 | PCI_ERS_RESULT_DISCONNECT = (__force pci_ers_result_t) 4, | |
386 | ||
387 | /* Device driver is fully recovered and operational */ | |
388 | PCI_ERS_RESULT_RECOVERED = (__force pci_ers_result_t) 5, | |
389 | }; | |
390 | ||
391 | /* PCI bus error event callbacks */ | |
05cca6e5 | 392 | struct pci_error_handlers { |
392a1ce7 LV |
393 | /* PCI bus error detected on this device */ |
394 | pci_ers_result_t (*error_detected)(struct pci_dev *dev, | |
05cca6e5 | 395 | enum pci_channel_state error); |
392a1ce7 LV |
396 | |
397 | /* MMIO has been re-enabled, but not DMA */ | |
398 | pci_ers_result_t (*mmio_enabled)(struct pci_dev *dev); | |
399 | ||
400 | /* PCI Express link has been reset */ | |
401 | pci_ers_result_t (*link_reset)(struct pci_dev *dev); | |
402 | ||
403 | /* PCI slot has been reset */ | |
404 | pci_ers_result_t (*slot_reset)(struct pci_dev *dev); | |
405 | ||
406 | /* Device driver may resume normal operations */ | |
407 | void (*resume)(struct pci_dev *dev); | |
408 | }; | |
409 | ||
410 | /* ---------------------------------------------------------------- */ | |
411 | ||
1da177e4 LT |
412 | struct module; |
413 | struct pci_driver { | |
414 | struct list_head node; | |
415 | char *name; | |
1da177e4 LT |
416 | const struct pci_device_id *id_table; /* must be non-NULL for probe to be called */ |
417 | int (*probe) (struct pci_dev *dev, const struct pci_device_id *id); /* New device inserted */ | |
418 | void (*remove) (struct pci_dev *dev); /* Device removed (NULL if not a hot-plug capable driver) */ | |
419 | int (*suspend) (struct pci_dev *dev, pm_message_t state); /* Device suspended */ | |
cbd69dbb LT |
420 | int (*suspend_late) (struct pci_dev *dev, pm_message_t state); |
421 | int (*resume_early) (struct pci_dev *dev); | |
1da177e4 | 422 | int (*resume) (struct pci_dev *dev); /* Device woken up */ |
c8958177 | 423 | void (*shutdown) (struct pci_dev *dev); |
392a1ce7 | 424 | struct pci_error_handlers *err_handler; |
1da177e4 LT |
425 | struct device_driver driver; |
426 | struct pci_dynids dynids; | |
427 | }; | |
428 | ||
05cca6e5 | 429 | #define to_pci_driver(drv) container_of(drv, struct pci_driver, driver) |
1da177e4 | 430 | |
90a1ba0c | 431 | /** |
9f9351bb | 432 | * DEFINE_PCI_DEVICE_TABLE - macro used to describe a pci device table |
90a1ba0c JB |
433 | * @_table: device table name |
434 | * | |
435 | * This macro is used to create a struct pci_device_id array (a device table) | |
436 | * in a generic manner. | |
437 | */ | |
9f9351bb | 438 | #define DEFINE_PCI_DEVICE_TABLE(_table) \ |
90a1ba0c JB |
439 | const struct pci_device_id _table[] __devinitconst |
440 | ||
1da177e4 LT |
441 | /** |
442 | * PCI_DEVICE - macro used to describe a specific pci device | |
443 | * @vend: the 16 bit PCI Vendor ID | |
444 | * @dev: the 16 bit PCI Device ID | |
445 | * | |
446 | * This macro is used to create a struct pci_device_id that matches a | |
447 | * specific device. The subvendor and subdevice fields will be set to | |
448 | * PCI_ANY_ID. | |
449 | */ | |
450 | #define PCI_DEVICE(vend,dev) \ | |
451 | .vendor = (vend), .device = (dev), \ | |
452 | .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID | |
453 | ||
454 | /** | |
455 | * PCI_DEVICE_CLASS - macro used to describe a specific pci device class | |
456 | * @dev_class: the class, subclass, prog-if triple for this device | |
457 | * @dev_class_mask: the class mask for this device | |
458 | * | |
459 | * This macro is used to create a struct pci_device_id that matches a | |
4352dfd5 | 460 | * specific PCI class. The vendor, device, subvendor, and subdevice |
1da177e4 LT |
461 | * fields will be set to PCI_ANY_ID. |
462 | */ | |
463 | #define PCI_DEVICE_CLASS(dev_class,dev_class_mask) \ | |
464 | .class = (dev_class), .class_mask = (dev_class_mask), \ | |
465 | .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \ | |
466 | .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID | |
467 | ||
1597cacb AC |
468 | /** |
469 | * PCI_VDEVICE - macro used to describe a specific pci device in short form | |
c322b28a ZY |
470 | * @vendor: the vendor name |
471 | * @device: the 16 bit PCI Device ID | |
1597cacb AC |
472 | * |
473 | * This macro is used to create a struct pci_device_id that matches a | |
474 | * specific PCI device. The subvendor, and subdevice fields will be set | |
475 | * to PCI_ANY_ID. The macro allows the next field to follow as the device | |
476 | * private data. | |
477 | */ | |
478 | ||
479 | #define PCI_VDEVICE(vendor, device) \ | |
480 | PCI_VENDOR_ID_##vendor, (device), \ | |
481 | PCI_ANY_ID, PCI_ANY_ID, 0, 0 | |
482 | ||
1da177e4 LT |
483 | /* these external functions are only available when PCI support is enabled */ |
484 | #ifdef CONFIG_PCI | |
485 | ||
486 | extern struct bus_type pci_bus_type; | |
487 | ||
488 | /* Do NOT directly access these two variables, unless you are arch specific pci | |
489 | * code, or pci core code. */ | |
490 | extern struct list_head pci_root_buses; /* list of all known PCI buses */ | |
ed4aaadb ZY |
491 | /* Some device drivers need know if pci is initiated */ |
492 | extern int no_pci_devices(void); | |
1da177e4 LT |
493 | |
494 | void pcibios_fixup_bus(struct pci_bus *); | |
4a7fb636 | 495 | int __must_check pcibios_enable_device(struct pci_dev *, int mask); |
05cca6e5 | 496 | char *pcibios_setup(char *str); |
1da177e4 LT |
497 | |
498 | /* Used only when drivers/pci/setup.c is used */ | |
e31dd6e4 GKH |
499 | void pcibios_align_resource(void *, struct resource *, resource_size_t, |
500 | resource_size_t); | |
1da177e4 LT |
501 | void pcibios_update_irq(struct pci_dev *, int irq); |
502 | ||
503 | /* Generic PCI functions used internally */ | |
504 | ||
505 | extern struct pci_bus *pci_find_bus(int domain, int busnr); | |
c431ada4 | 506 | void pci_bus_add_devices(struct pci_bus *bus); |
05cca6e5 GKH |
507 | struct pci_bus *pci_scan_bus_parented(struct device *parent, int bus, |
508 | struct pci_ops *ops, void *sysdata); | |
98db6f19 | 509 | static inline struct pci_bus * __devinit pci_scan_bus(int bus, struct pci_ops *ops, |
05cca6e5 | 510 | void *sysdata) |
1da177e4 | 511 | { |
c431ada4 RS |
512 | struct pci_bus *root_bus; |
513 | root_bus = pci_scan_bus_parented(NULL, bus, ops, sysdata); | |
514 | if (root_bus) | |
515 | pci_bus_add_devices(root_bus); | |
516 | return root_bus; | |
1da177e4 | 517 | } |
05cca6e5 GKH |
518 | struct pci_bus *pci_create_bus(struct device *parent, int bus, |
519 | struct pci_ops *ops, void *sysdata); | |
520 | struct pci_bus *pci_add_new_bus(struct pci_bus *parent, struct pci_dev *dev, | |
521 | int busnr); | |
f46753c5 | 522 | struct pci_slot *pci_create_slot(struct pci_bus *parent, int slot_nr, |
828f3768 AC |
523 | const char *name, |
524 | struct hotplug_slot *hotplug); | |
f46753c5 | 525 | void pci_destroy_slot(struct pci_slot *slot); |
d25b7c8d | 526 | void pci_renumber_slot(struct pci_slot *slot, int slot_nr); |
1da177e4 | 527 | int pci_scan_slot(struct pci_bus *bus, int devfn); |
05cca6e5 | 528 | struct pci_dev *pci_scan_single_device(struct pci_bus *bus, int devfn); |
cdb9b9f7 | 529 | void pci_device_add(struct pci_dev *dev, struct pci_bus *bus); |
1da177e4 | 530 | unsigned int pci_scan_child_bus(struct pci_bus *bus); |
b19441af | 531 | int __must_check pci_bus_add_device(struct pci_dev *dev); |
1da177e4 | 532 | void pci_read_bridge_bases(struct pci_bus *child); |
05cca6e5 GKH |
533 | struct resource *pci_find_parent_resource(const struct pci_dev *dev, |
534 | struct resource *res); | |
1da177e4 LT |
535 | int pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge); |
536 | extern struct pci_dev *pci_dev_get(struct pci_dev *dev); | |
537 | extern void pci_dev_put(struct pci_dev *dev); | |
538 | extern void pci_remove_bus(struct pci_bus *b); | |
539 | extern void pci_remove_bus_device(struct pci_dev *dev); | |
24f8aa9b | 540 | extern void pci_stop_bus_device(struct pci_dev *dev); |
b3743fa4 | 541 | void pci_setup_cardbus(struct pci_bus *bus); |
6b4b78fe | 542 | extern void pci_sort_breadthfirst(void); |
1da177e4 LT |
543 | |
544 | /* Generic PCI functions exported to card drivers */ | |
545 | ||
bd3989e0 | 546 | #ifdef CONFIG_PCI_LEGACY |
05cca6e5 GKH |
547 | struct pci_dev __deprecated *pci_find_device(unsigned int vendor, |
548 | unsigned int device, | |
b08508c4 | 549 | struct pci_dev *from); |
05cca6e5 GKH |
550 | struct pci_dev __deprecated *pci_find_slot(unsigned int bus, |
551 | unsigned int devfn); | |
bd3989e0 JG |
552 | #endif /* CONFIG_PCI_LEGACY */ |
553 | ||
388c8c16 JB |
554 | enum pci_lost_interrupt_reason { |
555 | PCI_LOST_IRQ_NO_INFORMATION = 0, | |
556 | PCI_LOST_IRQ_DISABLE_MSI, | |
557 | PCI_LOST_IRQ_DISABLE_MSIX, | |
558 | PCI_LOST_IRQ_DISABLE_ACPI, | |
559 | }; | |
560 | enum pci_lost_interrupt_reason pci_lost_interrupt(struct pci_dev *dev); | |
05cca6e5 GKH |
561 | int pci_find_capability(struct pci_dev *dev, int cap); |
562 | int pci_find_next_capability(struct pci_dev *dev, u8 pos, int cap); | |
563 | int pci_find_ext_capability(struct pci_dev *dev, int cap); | |
564 | int pci_find_ht_capability(struct pci_dev *dev, int ht_cap); | |
565 | int pci_find_next_ht_capability(struct pci_dev *dev, int pos, int ht_cap); | |
29f3eb64 | 566 | struct pci_bus *pci_find_next_bus(const struct pci_bus *from); |
1da177e4 | 567 | |
d42552c3 AM |
568 | struct pci_dev *pci_get_device(unsigned int vendor, unsigned int device, |
569 | struct pci_dev *from); | |
05cca6e5 | 570 | struct pci_dev *pci_get_subsys(unsigned int vendor, unsigned int device, |
1da177e4 | 571 | unsigned int ss_vendor, unsigned int ss_device, |
b08508c4 | 572 | struct pci_dev *from); |
05cca6e5 GKH |
573 | struct pci_dev *pci_get_slot(struct pci_bus *bus, unsigned int devfn); |
574 | struct pci_dev *pci_get_bus_and_slot(unsigned int bus, unsigned int devfn); | |
575 | struct pci_dev *pci_get_class(unsigned int class, struct pci_dev *from); | |
1da177e4 LT |
576 | int pci_dev_present(const struct pci_device_id *ids); |
577 | ||
05cca6e5 GKH |
578 | int pci_bus_read_config_byte(struct pci_bus *bus, unsigned int devfn, |
579 | int where, u8 *val); | |
580 | int pci_bus_read_config_word(struct pci_bus *bus, unsigned int devfn, | |
581 | int where, u16 *val); | |
582 | int pci_bus_read_config_dword(struct pci_bus *bus, unsigned int devfn, | |
583 | int where, u32 *val); | |
584 | int pci_bus_write_config_byte(struct pci_bus *bus, unsigned int devfn, | |
585 | int where, u8 val); | |
586 | int pci_bus_write_config_word(struct pci_bus *bus, unsigned int devfn, | |
587 | int where, u16 val); | |
588 | int pci_bus_write_config_dword(struct pci_bus *bus, unsigned int devfn, | |
589 | int where, u32 val); | |
1da177e4 LT |
590 | |
591 | static inline int pci_read_config_byte(struct pci_dev *dev, int where, u8 *val) | |
592 | { | |
05cca6e5 | 593 | return pci_bus_read_config_byte(dev->bus, dev->devfn, where, val); |
1da177e4 LT |
594 | } |
595 | static inline int pci_read_config_word(struct pci_dev *dev, int where, u16 *val) | |
596 | { | |
05cca6e5 | 597 | return pci_bus_read_config_word(dev->bus, dev->devfn, where, val); |
1da177e4 | 598 | } |
05cca6e5 GKH |
599 | static inline int pci_read_config_dword(struct pci_dev *dev, int where, |
600 | u32 *val) | |
1da177e4 | 601 | { |
05cca6e5 | 602 | return pci_bus_read_config_dword(dev->bus, dev->devfn, where, val); |
1da177e4 LT |
603 | } |
604 | static inline int pci_write_config_byte(struct pci_dev *dev, int where, u8 val) | |
605 | { | |
05cca6e5 | 606 | return pci_bus_write_config_byte(dev->bus, dev->devfn, where, val); |
1da177e4 LT |
607 | } |
608 | static inline int pci_write_config_word(struct pci_dev *dev, int where, u16 val) | |
609 | { | |
05cca6e5 | 610 | return pci_bus_write_config_word(dev->bus, dev->devfn, where, val); |
1da177e4 | 611 | } |
05cca6e5 GKH |
612 | static inline int pci_write_config_dword(struct pci_dev *dev, int where, |
613 | u32 val) | |
1da177e4 | 614 | { |
05cca6e5 | 615 | return pci_bus_write_config_dword(dev->bus, dev->devfn, where, val); |
1da177e4 LT |
616 | } |
617 | ||
4a7fb636 | 618 | int __must_check pci_enable_device(struct pci_dev *dev); |
b718989d BH |
619 | int __must_check pci_enable_device_io(struct pci_dev *dev); |
620 | int __must_check pci_enable_device_mem(struct pci_dev *dev); | |
0b62e13b | 621 | int __must_check pci_reenable_device(struct pci_dev *); |
9ac7849e TH |
622 | int __must_check pcim_enable_device(struct pci_dev *pdev); |
623 | void pcim_pin_device(struct pci_dev *pdev); | |
624 | ||
625 | static inline int pci_is_managed(struct pci_dev *pdev) | |
626 | { | |
627 | return pdev->is_managed; | |
628 | } | |
629 | ||
1da177e4 LT |
630 | void pci_disable_device(struct pci_dev *dev); |
631 | void pci_set_master(struct pci_dev *dev); | |
f7bdd12d | 632 | int pci_set_pcie_reset_state(struct pci_dev *dev, enum pcie_reset_state state); |
1da177e4 | 633 | #define HAVE_PCI_SET_MWI |
4a7fb636 | 634 | int __must_check pci_set_mwi(struct pci_dev *dev); |
694625c0 | 635 | int pci_try_set_mwi(struct pci_dev *dev); |
1da177e4 | 636 | void pci_clear_mwi(struct pci_dev *dev); |
a04ce0ff | 637 | void pci_intx(struct pci_dev *dev, int enable); |
f5f2b131 | 638 | void pci_msi_off(struct pci_dev *dev); |
9c8550ee LT |
639 | int pci_set_dma_mask(struct pci_dev *dev, u64 mask); |
640 | int pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask); | |
4d57cdfa | 641 | int pci_set_dma_max_seg_size(struct pci_dev *dev, unsigned int size); |
59fc67de | 642 | int pci_set_dma_seg_boundary(struct pci_dev *dev, unsigned long mask); |
d556ad4b PO |
643 | int pcix_get_max_mmrbc(struct pci_dev *dev); |
644 | int pcix_get_mmrbc(struct pci_dev *dev); | |
645 | int pcix_set_mmrbc(struct pci_dev *dev, int mmrbc); | |
2637e5b5 | 646 | int pcie_get_readrq(struct pci_dev *dev); |
d556ad4b | 647 | int pcie_set_readrq(struct pci_dev *dev, int rq); |
8dd7f803 SY |
648 | int pci_reset_function(struct pci_dev *dev); |
649 | int pci_execute_reset_function(struct pci_dev *dev); | |
064b53db | 650 | void pci_update_resource(struct pci_dev *dev, struct resource *res, int resno); |
4a7fb636 | 651 | int __must_check pci_assign_resource(struct pci_dev *dev, int i); |
c87deff7 | 652 | int pci_select_bars(struct pci_dev *dev, unsigned long flags); |
1da177e4 LT |
653 | |
654 | /* ROM control related routines */ | |
e416de5e AC |
655 | int pci_enable_rom(struct pci_dev *pdev); |
656 | void pci_disable_rom(struct pci_dev *pdev); | |
144a50ea | 657 | void __iomem __must_check *pci_map_rom(struct pci_dev *pdev, size_t *size); |
1da177e4 | 658 | void pci_unmap_rom(struct pci_dev *pdev, void __iomem *rom); |
d7ad2254 | 659 | size_t pci_get_rom_size(void __iomem *rom, size_t size); |
1da177e4 LT |
660 | |
661 | /* Power management related routines */ | |
662 | int pci_save_state(struct pci_dev *dev); | |
663 | int pci_restore_state(struct pci_dev *dev); | |
9c8550ee LT |
664 | int pci_set_power_state(struct pci_dev *dev, pci_power_t state); |
665 | pci_power_t pci_choose_state(struct pci_dev *dev, pm_message_t state); | |
e5899e1b | 666 | bool pci_pme_capable(struct pci_dev *dev, pci_power_t state); |
5a6c9b60 | 667 | void pci_pme_active(struct pci_dev *dev, bool enable); |
9c8550ee | 668 | int pci_enable_wake(struct pci_dev *dev, pci_power_t state, int enable); |
0235c4fc | 669 | int pci_wake_from_d3(struct pci_dev *dev, bool enable); |
e5899e1b | 670 | pci_power_t pci_target_state(struct pci_dev *dev); |
404cc2d8 RW |
671 | int pci_prepare_to_sleep(struct pci_dev *dev); |
672 | int pci_back_from_sleep(struct pci_dev *dev); | |
1da177e4 | 673 | |
ce5ccdef | 674 | /* Functions for PCI Hotplug drivers to use */ |
05cca6e5 | 675 | int pci_bus_find_capability(struct pci_bus *bus, unsigned int devfn, int cap); |
ce5ccdef | 676 | |
1da177e4 LT |
677 | /* Helper functions for low-level code (drivers/pci/setup-[bus,res].c) */ |
678 | void pci_bus_assign_resources(struct pci_bus *bus); | |
679 | void pci_bus_size_bridges(struct pci_bus *bus); | |
680 | int pci_claim_resource(struct pci_dev *, int); | |
681 | void pci_assign_unassigned_resources(void); | |
682 | void pdev_enable_device(struct pci_dev *); | |
683 | void pdev_sort_resources(struct pci_dev *, struct resource_list *); | |
842de40d | 684 | int pci_enable_resources(struct pci_dev *, int mask); |
1da177e4 LT |
685 | void pci_fixup_irqs(u8 (*)(struct pci_dev *, u8 *), |
686 | int (*)(struct pci_dev *, u8, u8)); | |
687 | #define HAVE_PCI_REQ_REGIONS 2 | |
4a7fb636 | 688 | int __must_check pci_request_regions(struct pci_dev *, const char *); |
1da177e4 | 689 | void pci_release_regions(struct pci_dev *); |
4a7fb636 | 690 | int __must_check pci_request_region(struct pci_dev *, int, const char *); |
1da177e4 | 691 | void pci_release_region(struct pci_dev *, int); |
c87deff7 HS |
692 | int pci_request_selected_regions(struct pci_dev *, int, const char *); |
693 | void pci_release_selected_regions(struct pci_dev *, int); | |
1da177e4 LT |
694 | |
695 | /* drivers/pci/bus.c */ | |
4a7fb636 AM |
696 | int __must_check pci_bus_alloc_resource(struct pci_bus *bus, |
697 | struct resource *res, resource_size_t size, | |
698 | resource_size_t align, resource_size_t min, | |
699 | unsigned int type_mask, | |
700 | void (*alignf)(void *, struct resource *, | |
701 | resource_size_t, resource_size_t), | |
702 | void *alignf_data); | |
1da177e4 LT |
703 | void pci_enable_bridges(struct pci_bus *bus); |
704 | ||
863b18f4 | 705 | /* Proper probing supporting hot-pluggable devices */ |
725522b5 GKH |
706 | int __must_check __pci_register_driver(struct pci_driver *, struct module *, |
707 | const char *mod_name); | |
bba81165 AM |
708 | |
709 | /* | |
710 | * pci_register_driver must be a macro so that KBUILD_MODNAME can be expanded | |
711 | */ | |
712 | #define pci_register_driver(driver) \ | |
713 | __pci_register_driver(driver, THIS_MODULE, KBUILD_MODNAME) | |
863b18f4 | 714 | |
05cca6e5 GKH |
715 | void pci_unregister_driver(struct pci_driver *dev); |
716 | void pci_remove_behind_bridge(struct pci_dev *dev); | |
717 | struct pci_driver *pci_dev_driver(const struct pci_dev *dev); | |
718 | const struct pci_device_id *pci_match_id(const struct pci_device_id *ids, | |
719 | struct pci_dev *dev); | |
720 | int pci_scan_bridge(struct pci_bus *bus, struct pci_dev *dev, int max, | |
721 | int pass); | |
1da177e4 | 722 | |
cecf4864 PM |
723 | void pci_walk_bus(struct pci_bus *top, void (*cb)(struct pci_dev *, void *), |
724 | void *userdata); | |
70b9f7dc | 725 | int pci_cfg_space_size_ext(struct pci_dev *dev); |
ac7dc65a | 726 | int pci_cfg_space_size(struct pci_dev *dev); |
05cca6e5 | 727 | unsigned char pci_bus_max_busnr(struct pci_bus *bus); |
cecf4864 | 728 | |
1da177e4 LT |
729 | /* kmem_cache style wrapper around pci_alloc_consistent() */ |
730 | ||
731 | #include <linux/dmapool.h> | |
732 | ||
733 | #define pci_pool dma_pool | |
734 | #define pci_pool_create(name, pdev, size, align, allocation) \ | |
735 | dma_pool_create(name, &pdev->dev, size, align, allocation) | |
736 | #define pci_pool_destroy(pool) dma_pool_destroy(pool) | |
737 | #define pci_pool_alloc(pool, flags, handle) dma_pool_alloc(pool, flags, handle) | |
738 | #define pci_pool_free(pool, vaddr, addr) dma_pool_free(pool, vaddr, addr) | |
739 | ||
e24c2d96 DM |
740 | enum pci_dma_burst_strategy { |
741 | PCI_DMA_BURST_INFINITY, /* make bursts as large as possible, | |
742 | strategy_parameter is N/A */ | |
743 | PCI_DMA_BURST_BOUNDARY, /* disconnect at every strategy_parameter | |
744 | byte boundaries */ | |
745 | PCI_DMA_BURST_MULTIPLE, /* disconnect at some multiple of | |
746 | strategy_parameter byte boundaries */ | |
747 | }; | |
748 | ||
1da177e4 | 749 | struct msix_entry { |
16dbef4a | 750 | u32 vector; /* kernel uses to write allocated vector */ |
1da177e4 LT |
751 | u16 entry; /* driver uses to specify entry, OS writes */ |
752 | }; | |
753 | ||
0366f8f7 | 754 | |
1da177e4 | 755 | #ifndef CONFIG_PCI_MSI |
05cca6e5 GKH |
756 | static inline int pci_enable_msi(struct pci_dev *dev) |
757 | { | |
758 | return -1; | |
759 | } | |
760 | ||
d52877c7 YL |
761 | static inline void pci_msi_shutdown(struct pci_dev *dev) |
762 | { } | |
05cca6e5 GKH |
763 | static inline void pci_disable_msi(struct pci_dev *dev) |
764 | { } | |
765 | ||
766 | static inline int pci_enable_msix(struct pci_dev *dev, | |
767 | struct msix_entry *entries, int nvec) | |
768 | { | |
769 | return -1; | |
770 | } | |
771 | ||
d52877c7 YL |
772 | static inline void pci_msix_shutdown(struct pci_dev *dev) |
773 | { } | |
05cca6e5 GKH |
774 | static inline void pci_disable_msix(struct pci_dev *dev) |
775 | { } | |
776 | ||
777 | static inline void msi_remove_pci_irq_vectors(struct pci_dev *dev) | |
778 | { } | |
779 | ||
780 | static inline void pci_restore_msi_state(struct pci_dev *dev) | |
781 | { } | |
07ae95f9 AP |
782 | static inline int pci_msi_enabled(void) |
783 | { | |
784 | return 0; | |
785 | } | |
1da177e4 | 786 | #else |
1da177e4 | 787 | extern int pci_enable_msi(struct pci_dev *dev); |
d52877c7 | 788 | extern void pci_msi_shutdown(struct pci_dev *dev); |
1da177e4 | 789 | extern void pci_disable_msi(struct pci_dev *dev); |
05cca6e5 | 790 | extern int pci_enable_msix(struct pci_dev *dev, |
1da177e4 | 791 | struct msix_entry *entries, int nvec); |
d52877c7 | 792 | extern void pci_msix_shutdown(struct pci_dev *dev); |
1da177e4 LT |
793 | extern void pci_disable_msix(struct pci_dev *dev); |
794 | extern void msi_remove_pci_irq_vectors(struct pci_dev *dev); | |
94688cf2 | 795 | extern void pci_restore_msi_state(struct pci_dev *dev); |
07ae95f9 | 796 | extern int pci_msi_enabled(void); |
1da177e4 LT |
797 | #endif |
798 | ||
3e1b1600 AP |
799 | #ifndef CONFIG_PCIEASPM |
800 | static inline int pcie_aspm_enabled(void) | |
801 | { | |
802 | return 0; | |
803 | } | |
804 | #else | |
805 | extern int pcie_aspm_enabled(void); | |
806 | #endif | |
807 | ||
8b955b0d | 808 | #ifdef CONFIG_HT_IRQ |
8b955b0d EB |
809 | /* The functions a driver should call */ |
810 | int ht_create_irq(struct pci_dev *dev, int idx); | |
811 | void ht_destroy_irq(unsigned int irq); | |
8b955b0d EB |
812 | #endif /* CONFIG_HT_IRQ */ |
813 | ||
e04b0ea2 BK |
814 | extern void pci_block_user_cfg_access(struct pci_dev *dev); |
815 | extern void pci_unblock_user_cfg_access(struct pci_dev *dev); | |
816 | ||
4352dfd5 GKH |
817 | /* |
818 | * PCI domain support. Sometimes called PCI segment (eg by ACPI), | |
819 | * a PCI domain is defined to be a set of PCI busses which share | |
820 | * configuration space. | |
821 | */ | |
32a2eea7 JG |
822 | #ifdef CONFIG_PCI_DOMAINS |
823 | extern int pci_domains_supported; | |
824 | #else | |
825 | enum { pci_domains_supported = 0 }; | |
05cca6e5 GKH |
826 | static inline int pci_domain_nr(struct pci_bus *bus) |
827 | { | |
828 | return 0; | |
829 | } | |
830 | ||
4352dfd5 GKH |
831 | static inline int pci_proc_domain(struct pci_bus *bus) |
832 | { | |
833 | return 0; | |
834 | } | |
32a2eea7 | 835 | #endif /* CONFIG_PCI_DOMAINS */ |
1da177e4 | 836 | |
4352dfd5 | 837 | #else /* CONFIG_PCI is not enabled */ |
1da177e4 LT |
838 | |
839 | /* | |
840 | * If the system does not have PCI, clearly these return errors. Define | |
841 | * these as simple inline functions to avoid hair in drivers. | |
842 | */ | |
843 | ||
05cca6e5 GKH |
844 | #define _PCI_NOP(o, s, t) \ |
845 | static inline int pci_##o##_config_##s(struct pci_dev *dev, \ | |
846 | int where, t val) \ | |
1da177e4 | 847 | { return PCIBIOS_FUNC_NOT_SUPPORTED; } |
05cca6e5 GKH |
848 | |
849 | #define _PCI_NOP_ALL(o, x) _PCI_NOP(o, byte, u8 x) \ | |
850 | _PCI_NOP(o, word, u16 x) \ | |
851 | _PCI_NOP(o, dword, u32 x) | |
1da177e4 LT |
852 | _PCI_NOP_ALL(read, *) |
853 | _PCI_NOP_ALL(write,) | |
854 | ||
05cca6e5 GKH |
855 | static inline struct pci_dev *pci_find_device(unsigned int vendor, |
856 | unsigned int device, | |
b08508c4 | 857 | struct pci_dev *from) |
05cca6e5 GKH |
858 | { |
859 | return NULL; | |
860 | } | |
1da177e4 | 861 | |
05cca6e5 GKH |
862 | static inline struct pci_dev *pci_find_slot(unsigned int bus, |
863 | unsigned int devfn) | |
864 | { | |
865 | return NULL; | |
866 | } | |
1da177e4 | 867 | |
d42552c3 | 868 | static inline struct pci_dev *pci_get_device(unsigned int vendor, |
05cca6e5 GKH |
869 | unsigned int device, |
870 | struct pci_dev *from) | |
871 | { | |
872 | return NULL; | |
873 | } | |
d42552c3 | 874 | |
05cca6e5 GKH |
875 | static inline struct pci_dev *pci_get_subsys(unsigned int vendor, |
876 | unsigned int device, | |
877 | unsigned int ss_vendor, | |
878 | unsigned int ss_device, | |
b08508c4 | 879 | struct pci_dev *from) |
05cca6e5 GKH |
880 | { |
881 | return NULL; | |
882 | } | |
1da177e4 | 883 | |
05cca6e5 GKH |
884 | static inline struct pci_dev *pci_get_class(unsigned int class, |
885 | struct pci_dev *from) | |
886 | { | |
887 | return NULL; | |
888 | } | |
1da177e4 LT |
889 | |
890 | #define pci_dev_present(ids) (0) | |
ed4aaadb | 891 | #define no_pci_devices() (1) |
1da177e4 LT |
892 | #define pci_dev_put(dev) do { } while (0) |
893 | ||
05cca6e5 GKH |
894 | static inline void pci_set_master(struct pci_dev *dev) |
895 | { } | |
896 | ||
897 | static inline int pci_enable_device(struct pci_dev *dev) | |
898 | { | |
899 | return -EIO; | |
900 | } | |
901 | ||
902 | static inline void pci_disable_device(struct pci_dev *dev) | |
903 | { } | |
904 | ||
905 | static inline int pci_set_dma_mask(struct pci_dev *dev, u64 mask) | |
906 | { | |
907 | return -EIO; | |
908 | } | |
909 | ||
80be0385 RD |
910 | static inline int pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask) |
911 | { | |
912 | return -EIO; | |
913 | } | |
914 | ||
4d57cdfa FT |
915 | static inline int pci_set_dma_max_seg_size(struct pci_dev *dev, |
916 | unsigned int size) | |
917 | { | |
918 | return -EIO; | |
919 | } | |
920 | ||
59fc67de FT |
921 | static inline int pci_set_dma_seg_boundary(struct pci_dev *dev, |
922 | unsigned long mask) | |
923 | { | |
924 | return -EIO; | |
925 | } | |
926 | ||
05cca6e5 GKH |
927 | static inline int pci_assign_resource(struct pci_dev *dev, int i) |
928 | { | |
929 | return -EBUSY; | |
930 | } | |
931 | ||
932 | static inline int __pci_register_driver(struct pci_driver *drv, | |
933 | struct module *owner) | |
934 | { | |
935 | return 0; | |
936 | } | |
937 | ||
938 | static inline int pci_register_driver(struct pci_driver *drv) | |
939 | { | |
940 | return 0; | |
941 | } | |
942 | ||
943 | static inline void pci_unregister_driver(struct pci_driver *drv) | |
944 | { } | |
945 | ||
946 | static inline int pci_find_capability(struct pci_dev *dev, int cap) | |
947 | { | |
948 | return 0; | |
949 | } | |
950 | ||
951 | static inline int pci_find_next_capability(struct pci_dev *dev, u8 post, | |
952 | int cap) | |
953 | { | |
954 | return 0; | |
955 | } | |
956 | ||
957 | static inline int pci_find_ext_capability(struct pci_dev *dev, int cap) | |
958 | { | |
959 | return 0; | |
960 | } | |
961 | ||
1da177e4 | 962 | /* Power management related routines */ |
05cca6e5 GKH |
963 | static inline int pci_save_state(struct pci_dev *dev) |
964 | { | |
965 | return 0; | |
966 | } | |
967 | ||
968 | static inline int pci_restore_state(struct pci_dev *dev) | |
969 | { | |
970 | return 0; | |
971 | } | |
1da177e4 | 972 | |
05cca6e5 GKH |
973 | static inline int pci_set_power_state(struct pci_dev *dev, pci_power_t state) |
974 | { | |
975 | return 0; | |
976 | } | |
977 | ||
978 | static inline pci_power_t pci_choose_state(struct pci_dev *dev, | |
979 | pm_message_t state) | |
980 | { | |
981 | return PCI_D0; | |
982 | } | |
983 | ||
984 | static inline int pci_enable_wake(struct pci_dev *dev, pci_power_t state, | |
985 | int enable) | |
986 | { | |
987 | return 0; | |
988 | } | |
989 | ||
990 | static inline int pci_request_regions(struct pci_dev *dev, const char *res_name) | |
991 | { | |
992 | return -EIO; | |
993 | } | |
994 | ||
995 | static inline void pci_release_regions(struct pci_dev *dev) | |
996 | { } | |
0da0ead9 | 997 | |
a46e8126 KG |
998 | #define pci_dma_burst_advice(pdev, strat, strategy_parameter) do { } while (0) |
999 | ||
05cca6e5 GKH |
1000 | static inline void pci_block_user_cfg_access(struct pci_dev *dev) |
1001 | { } | |
1002 | ||
1003 | static inline void pci_unblock_user_cfg_access(struct pci_dev *dev) | |
1004 | { } | |
e04b0ea2 | 1005 | |
d80d0217 RD |
1006 | static inline struct pci_bus *pci_find_next_bus(const struct pci_bus *from) |
1007 | { return NULL; } | |
1008 | ||
1009 | static inline struct pci_dev *pci_get_slot(struct pci_bus *bus, | |
1010 | unsigned int devfn) | |
1011 | { return NULL; } | |
1012 | ||
1013 | static inline struct pci_dev *pci_get_bus_and_slot(unsigned int bus, | |
1014 | unsigned int devfn) | |
1015 | { return NULL; } | |
1016 | ||
4352dfd5 | 1017 | #endif /* CONFIG_PCI */ |
1da177e4 | 1018 | |
4352dfd5 GKH |
1019 | /* Include architecture-dependent settings and functions */ |
1020 | ||
1021 | #include <asm/pci.h> | |
1da177e4 LT |
1022 | |
1023 | /* these helpers provide future and backwards compatibility | |
1024 | * for accessing popular PCI BAR info */ | |
05cca6e5 GKH |
1025 | #define pci_resource_start(dev, bar) ((dev)->resource[(bar)].start) |
1026 | #define pci_resource_end(dev, bar) ((dev)->resource[(bar)].end) | |
1027 | #define pci_resource_flags(dev, bar) ((dev)->resource[(bar)].flags) | |
1da177e4 | 1028 | #define pci_resource_len(dev,bar) \ |
05cca6e5 GKH |
1029 | ((pci_resource_start((dev), (bar)) == 0 && \ |
1030 | pci_resource_end((dev), (bar)) == \ | |
1031 | pci_resource_start((dev), (bar))) ? 0 : \ | |
1032 | \ | |
1033 | (pci_resource_end((dev), (bar)) - \ | |
1034 | pci_resource_start((dev), (bar)) + 1)) | |
1da177e4 LT |
1035 | |
1036 | /* Similar to the helpers above, these manipulate per-pci_dev | |
1037 | * driver-specific data. They are really just a wrapper around | |
1038 | * the generic device structure functions of these calls. | |
1039 | */ | |
05cca6e5 | 1040 | static inline void *pci_get_drvdata(struct pci_dev *pdev) |
1da177e4 LT |
1041 | { |
1042 | return dev_get_drvdata(&pdev->dev); | |
1043 | } | |
1044 | ||
05cca6e5 | 1045 | static inline void pci_set_drvdata(struct pci_dev *pdev, void *data) |
1da177e4 LT |
1046 | { |
1047 | dev_set_drvdata(&pdev->dev, data); | |
1048 | } | |
1049 | ||
1050 | /* If you want to know what to call your pci_dev, ask this function. | |
1051 | * Again, it's a wrapper around the generic device. | |
1052 | */ | |
c6c4f070 | 1053 | static inline const char *pci_name(struct pci_dev *pdev) |
1da177e4 | 1054 | { |
c6c4f070 | 1055 | return dev_name(&pdev->dev); |
1da177e4 LT |
1056 | } |
1057 | ||
2311b1f2 ME |
1058 | |
1059 | /* Some archs don't want to expose struct resource to userland as-is | |
1060 | * in sysfs and /proc | |
1061 | */ | |
1062 | #ifndef HAVE_ARCH_PCI_RESOURCE_TO_USER | |
1063 | static inline void pci_resource_to_user(const struct pci_dev *dev, int bar, | |
05cca6e5 | 1064 | const struct resource *rsrc, resource_size_t *start, |
e31dd6e4 | 1065 | resource_size_t *end) |
2311b1f2 ME |
1066 | { |
1067 | *start = rsrc->start; | |
1068 | *end = rsrc->end; | |
1069 | } | |
1070 | #endif /* HAVE_ARCH_PCI_RESOURCE_TO_USER */ | |
1071 | ||
1072 | ||
1da177e4 LT |
1073 | /* |
1074 | * The world is not perfect and supplies us with broken PCI devices. | |
1075 | * For at least a part of these bugs we need a work-around, so both | |
1076 | * generic (drivers/pci/quirks.c) and per-architecture code can define | |
1077 | * fixup hooks to be called for particular buggy devices. | |
1078 | */ | |
1079 | ||
1080 | struct pci_fixup { | |
1081 | u16 vendor, device; /* You can use PCI_ANY_ID here of course */ | |
1082 | void (*hook)(struct pci_dev *dev); | |
1083 | }; | |
1084 | ||
1085 | enum pci_fixup_pass { | |
1086 | pci_fixup_early, /* Before probing BARs */ | |
1087 | pci_fixup_header, /* After reading configuration header */ | |
1088 | pci_fixup_final, /* Final phase of device fixups */ | |
1089 | pci_fixup_enable, /* pci_enable_device() time */ | |
e1a2a51e RW |
1090 | pci_fixup_resume, /* pci_device_resume() */ |
1091 | pci_fixup_suspend, /* pci_device_suspend */ | |
1092 | pci_fixup_resume_early, /* pci_device_resume_early() */ | |
1da177e4 LT |
1093 | }; |
1094 | ||
1095 | /* Anonymous variables would be nice... */ | |
1096 | #define DECLARE_PCI_FIXUP_SECTION(section, name, vendor, device, hook) \ | |
3ff6eecc | 1097 | static const struct pci_fixup __pci_fixup_##name __used \ |
1da177e4 LT |
1098 | __attribute__((__section__(#section))) = { vendor, device, hook }; |
1099 | #define DECLARE_PCI_FIXUP_EARLY(vendor, device, hook) \ | |
1100 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_early, \ | |
1101 | vendor##device##hook, vendor, device, hook) | |
1102 | #define DECLARE_PCI_FIXUP_HEADER(vendor, device, hook) \ | |
1103 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_header, \ | |
1104 | vendor##device##hook, vendor, device, hook) | |
1105 | #define DECLARE_PCI_FIXUP_FINAL(vendor, device, hook) \ | |
1106 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_final, \ | |
1107 | vendor##device##hook, vendor, device, hook) | |
1108 | #define DECLARE_PCI_FIXUP_ENABLE(vendor, device, hook) \ | |
1109 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_enable, \ | |
1110 | vendor##device##hook, vendor, device, hook) | |
1597cacb AC |
1111 | #define DECLARE_PCI_FIXUP_RESUME(vendor, device, hook) \ |
1112 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume, \ | |
1113 | resume##vendor##device##hook, vendor, device, hook) | |
e1a2a51e RW |
1114 | #define DECLARE_PCI_FIXUP_RESUME_EARLY(vendor, device, hook) \ |
1115 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume_early, \ | |
1116 | resume_early##vendor##device##hook, vendor, device, hook) | |
1117 | #define DECLARE_PCI_FIXUP_SUSPEND(vendor, device, hook) \ | |
1118 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend, \ | |
1119 | suspend##vendor##device##hook, vendor, device, hook) | |
1da177e4 LT |
1120 | |
1121 | ||
1122 | void pci_fixup_device(enum pci_fixup_pass pass, struct pci_dev *dev); | |
1123 | ||
05cca6e5 | 1124 | void __iomem *pcim_iomap(struct pci_dev *pdev, int bar, unsigned long maxlen); |
5ea81769 | 1125 | void pcim_iounmap(struct pci_dev *pdev, void __iomem *addr); |
05cca6e5 | 1126 | void __iomem * const *pcim_iomap_table(struct pci_dev *pdev); |
5ea81769 | 1127 | int pcim_iomap_regions(struct pci_dev *pdev, u16 mask, const char *name); |
916fbfb7 TH |
1128 | int pcim_iomap_regions_request_all(struct pci_dev *pdev, u16 mask, |
1129 | const char *name); | |
ec04b075 | 1130 | void pcim_iounmap_regions(struct pci_dev *pdev, u16 mask); |
5ea81769 | 1131 | |
1da177e4 | 1132 | extern int pci_pci_problems; |
236561e5 | 1133 | #define PCIPCI_FAIL 1 /* No PCI PCI DMA */ |
1da177e4 LT |
1134 | #define PCIPCI_TRITON 2 |
1135 | #define PCIPCI_NATOMA 4 | |
1136 | #define PCIPCI_VIAETBF 8 | |
1137 | #define PCIPCI_VSFX 16 | |
236561e5 AC |
1138 | #define PCIPCI_ALIMAGIK 32 /* Need low latency setting */ |
1139 | #define PCIAGP_FAIL 64 /* No PCI to AGP DMA */ | |
1da177e4 | 1140 | |
4516a618 AN |
1141 | extern unsigned long pci_cardbus_io_size; |
1142 | extern unsigned long pci_cardbus_mem_size; | |
1143 | ||
19792a08 AB |
1144 | int pcibios_add_platform_entries(struct pci_dev *dev); |
1145 | void pcibios_disable_device(struct pci_dev *dev); | |
1146 | int pcibios_set_pcie_reset_state(struct pci_dev *dev, | |
1147 | enum pcie_reset_state state); | |
575e3348 | 1148 | |
7752d5cf | 1149 | #ifdef CONFIG_PCI_MMCONFIG |
bb63b421 | 1150 | extern void __init pci_mmcfg_early_init(void); |
7752d5cf RH |
1151 | extern void __init pci_mmcfg_late_init(void); |
1152 | #else | |
bb63b421 | 1153 | static inline void pci_mmcfg_early_init(void) { } |
7752d5cf RH |
1154 | static inline void pci_mmcfg_late_init(void) { } |
1155 | #endif | |
1156 | ||
0ef5f8f6 AP |
1157 | int pci_ext_cfg_avail(struct pci_dev *dev); |
1158 | ||
96499871 | 1159 | #ifdef CONFIG_HAS_IOMEM |
a7b930cd | 1160 | static inline void __iomem *pci_ioremap_bar(struct pci_dev *pdev, int bar) |
aa42d7c6 AV |
1161 | { |
1162 | /* | |
1163 | * Make sure the BAR is actually a memory resource, not an IO resource | |
1164 | */ | |
1165 | if (!(pci_resource_flags(pdev, bar) & IORESOURCE_MEM)) { | |
1166 | WARN_ON(1); | |
1167 | return NULL; | |
1168 | } | |
1169 | return ioremap_nocache(pci_resource_start(pdev, bar), | |
1170 | pci_resource_len(pdev, bar)); | |
1171 | } | |
96499871 | 1172 | #endif |
aa42d7c6 | 1173 | |
1da177e4 LT |
1174 | #endif /* __KERNEL__ */ |
1175 | #endif /* LINUX_PCI_H */ |