]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - include/linux/perf_counter.h
perf_counter: Implement more accurate per task statistics
[mirror_ubuntu-artful-kernel.git] / include / linux / perf_counter.h
CommitLineData
0793a61d
TG
1/*
2 * Performance counters:
3 *
a308444c
IM
4 * Copyright (C) 2008-2009, Thomas Gleixner <tglx@linutronix.de>
5 * Copyright (C) 2008-2009, Red Hat, Inc., Ingo Molnar
6 * Copyright (C) 2008-2009, Red Hat, Inc., Peter Zijlstra
0793a61d
TG
7 *
8 * Data type definitions, declarations, prototypes.
9 *
a308444c 10 * Started by: Thomas Gleixner and Ingo Molnar
0793a61d
TG
11 *
12 * For licencing details see kernel-base/COPYING
13 */
14#ifndef _LINUX_PERF_COUNTER_H
15#define _LINUX_PERF_COUNTER_H
16
f3dfd265
PM
17#include <linux/types.h>
18#include <linux/ioctl.h>
9aaa131a 19#include <asm/byteorder.h>
0793a61d
TG
20
21/*
9f66a381
IM
22 * User-space ABI bits:
23 */
24
25/*
0d48696f 26 * attr.type
0793a61d 27 */
1c432d89 28enum perf_type_id {
a308444c
IM
29 PERF_TYPE_HARDWARE = 0,
30 PERF_TYPE_SOFTWARE = 1,
31 PERF_TYPE_TRACEPOINT = 2,
32 PERF_TYPE_HW_CACHE = 3,
33 PERF_TYPE_RAW = 4,
b8e83514 34
a308444c 35 PERF_TYPE_MAX, /* non-ABI */
b8e83514 36};
6c594c21 37
b8e83514 38/*
a308444c
IM
39 * Generalized performance counter event types, used by the
40 * attr.event_id parameter of the sys_perf_counter_open()
41 * syscall:
b8e83514 42 */
1c432d89 43enum perf_hw_id {
9f66a381 44 /*
b8e83514 45 * Common hardware events, generalized by the kernel:
9f66a381 46 */
f4dbfa8f
PZ
47 PERF_COUNT_HW_CPU_CYCLES = 0,
48 PERF_COUNT_HW_INSTRUCTIONS = 1,
49 PERF_COUNT_HW_CACHE_REFERENCES = 2,
50 PERF_COUNT_HW_CACHE_MISSES = 3,
51 PERF_COUNT_HW_BRANCH_INSTRUCTIONS = 4,
52 PERF_COUNT_HW_BRANCH_MISSES = 5,
53 PERF_COUNT_HW_BUS_CYCLES = 6,
54
a308444c 55 PERF_COUNT_HW_MAX, /* non-ABI */
b8e83514 56};
e077df4f 57
8326f44d
IM
58/*
59 * Generalized hardware cache counters:
60 *
8be6e8f3 61 * { L1-D, L1-I, LLC, ITLB, DTLB, BPU } x
8326f44d
IM
62 * { read, write, prefetch } x
63 * { accesses, misses }
64 */
1c432d89 65enum perf_hw_cache_id {
a308444c
IM
66 PERF_COUNT_HW_CACHE_L1D = 0,
67 PERF_COUNT_HW_CACHE_L1I = 1,
68 PERF_COUNT_HW_CACHE_LL = 2,
69 PERF_COUNT_HW_CACHE_DTLB = 3,
70 PERF_COUNT_HW_CACHE_ITLB = 4,
71 PERF_COUNT_HW_CACHE_BPU = 5,
72
73 PERF_COUNT_HW_CACHE_MAX, /* non-ABI */
8326f44d
IM
74};
75
1c432d89 76enum perf_hw_cache_op_id {
a308444c
IM
77 PERF_COUNT_HW_CACHE_OP_READ = 0,
78 PERF_COUNT_HW_CACHE_OP_WRITE = 1,
79 PERF_COUNT_HW_CACHE_OP_PREFETCH = 2,
8326f44d 80
a308444c 81 PERF_COUNT_HW_CACHE_OP_MAX, /* non-ABI */
8326f44d
IM
82};
83
1c432d89
PZ
84enum perf_hw_cache_op_result_id {
85 PERF_COUNT_HW_CACHE_RESULT_ACCESS = 0,
86 PERF_COUNT_HW_CACHE_RESULT_MISS = 1,
8326f44d 87
a308444c 88 PERF_COUNT_HW_CACHE_RESULT_MAX, /* non-ABI */
8326f44d
IM
89};
90
b8e83514
PZ
91/*
92 * Special "software" counters provided by the kernel, even if the hardware
93 * does not support performance counters. These counters measure various
94 * physical and sw events of the kernel (and allow the profiling of them as
95 * well):
96 */
1c432d89 97enum perf_sw_ids {
a308444c
IM
98 PERF_COUNT_SW_CPU_CLOCK = 0,
99 PERF_COUNT_SW_TASK_CLOCK = 1,
100 PERF_COUNT_SW_PAGE_FAULTS = 2,
101 PERF_COUNT_SW_CONTEXT_SWITCHES = 3,
102 PERF_COUNT_SW_CPU_MIGRATIONS = 4,
103 PERF_COUNT_SW_PAGE_FAULTS_MIN = 5,
104 PERF_COUNT_SW_PAGE_FAULTS_MAJ = 6,
105
106 PERF_COUNT_SW_MAX, /* non-ABI */
0793a61d
TG
107};
108
8a057d84 109/*
0d48696f 110 * Bits that can be set in attr.sample_type to request information
8a057d84
PZ
111 * in the overflow packets.
112 */
b23f3325 113enum perf_counter_sample_format {
a308444c
IM
114 PERF_SAMPLE_IP = 1U << 0,
115 PERF_SAMPLE_TID = 1U << 1,
116 PERF_SAMPLE_TIME = 1U << 2,
117 PERF_SAMPLE_ADDR = 1U << 3,
118 PERF_SAMPLE_GROUP = 1U << 4,
119 PERF_SAMPLE_CALLCHAIN = 1U << 5,
120 PERF_SAMPLE_ID = 1U << 6,
121 PERF_SAMPLE_CPU = 1U << 7,
122 PERF_SAMPLE_PERIOD = 1U << 8,
974802ea
PZ
123
124 PERF_SAMPLE_MAX = 1U << 9, /* non-ABI */
8a057d84
PZ
125};
126
53cfbf59 127/*
0d48696f 128 * Bits that can be set in attr.read_format to request that
53cfbf59
PM
129 * reads on the counter should return the indicated quantities,
130 * in increasing order of bit value, after the counter value.
131 */
132enum perf_counter_read_format {
a308444c
IM
133 PERF_FORMAT_TOTAL_TIME_ENABLED = 1U << 0,
134 PERF_FORMAT_TOTAL_TIME_RUNNING = 1U << 1,
135 PERF_FORMAT_ID = 1U << 2,
974802ea
PZ
136
137 PERF_FORMAT_MAX = 1U << 3, /* non-ABI */
53cfbf59
PM
138};
139
974802ea
PZ
140#define PERF_ATTR_SIZE_VER0 64 /* sizeof first published struct */
141
9f66a381
IM
142/*
143 * Hardware event to monitor via a performance monitoring counter:
144 */
0d48696f 145struct perf_counter_attr {
974802ea 146
f4a2deb4 147 /*
a21ca2ca
IM
148 * Major type: hardware/software/tracepoint/etc.
149 */
150 __u32 type;
974802ea
PZ
151
152 /*
153 * Size of the attr structure, for fwd/bwd compat.
154 */
155 __u32 size;
a21ca2ca
IM
156
157 /*
158 * Type specific configuration information.
f4a2deb4
PZ
159 */
160 __u64 config;
9f66a381 161
60db5e09 162 union {
b23f3325
PZ
163 __u64 sample_period;
164 __u64 sample_freq;
60db5e09
PZ
165 };
166
b23f3325
PZ
167 __u64 sample_type;
168 __u64 read_format;
9f66a381 169
2743a5b0 170 __u64 disabled : 1, /* off by default */
0475f9ea
PM
171 inherit : 1, /* children inherit it */
172 pinned : 1, /* must always be on PMU */
173 exclusive : 1, /* only group on PMU */
174 exclude_user : 1, /* don't count user */
175 exclude_kernel : 1, /* ditto kernel */
176 exclude_hv : 1, /* ditto hypervisor */
2743a5b0 177 exclude_idle : 1, /* don't count when idle */
0a4a9391 178 mmap : 1, /* include mmap data */
8d1b2d93 179 comm : 1, /* include comm data */
60db5e09 180 freq : 1, /* use freq, not period */
bfbd3381 181 inherit_stat : 1, /* per task counts */
0475f9ea 182
bfbd3381 183 __reserved_1 : 52;
2743a5b0 184
c457810a 185 __u32 wakeup_events; /* wakeup every n events */
974802ea 186 __u32 __reserved_2;
9f66a381 187
974802ea 188 __u64 __reserved_3;
eab656ae
TG
189};
190
d859e29f
PM
191/*
192 * Ioctls that can be done on a perf counter fd:
193 */
08247e31
PZ
194#define PERF_COUNTER_IOC_ENABLE _IO ('$', 0)
195#define PERF_COUNTER_IOC_DISABLE _IO ('$', 1)
196#define PERF_COUNTER_IOC_REFRESH _IO ('$', 2)
197#define PERF_COUNTER_IOC_RESET _IO ('$', 3)
198#define PERF_COUNTER_IOC_PERIOD _IOW('$', 4, u64)
3df5edad
PZ
199
200enum perf_counter_ioc_flags {
201 PERF_IOC_FLAG_GROUP = 1U << 0,
202};
d859e29f 203
37d81828
PM
204/*
205 * Structure of the page that can be mapped via mmap
206 */
207struct perf_counter_mmap_page {
208 __u32 version; /* version number of this structure */
209 __u32 compat_version; /* lowest version this is compat with */
38ff667b
PZ
210
211 /*
212 * Bits needed to read the hw counters in user-space.
213 *
92f22a38
PZ
214 * u32 seq;
215 * s64 count;
38ff667b 216 *
a2e87d06
PZ
217 * do {
218 * seq = pc->lock;
38ff667b 219 *
a2e87d06
PZ
220 * barrier()
221 * if (pc->index) {
222 * count = pmc_read(pc->index - 1);
223 * count += pc->offset;
224 * } else
225 * goto regular_read;
38ff667b 226 *
a2e87d06
PZ
227 * barrier();
228 * } while (pc->lock != seq);
38ff667b 229 *
92f22a38
PZ
230 * NOTE: for obvious reason this only works on self-monitoring
231 * processes.
38ff667b 232 */
37d81828
PM
233 __u32 lock; /* seqlock for synchronization */
234 __u32 index; /* hardware counter identifier */
235 __s64 offset; /* add to hardware counter value */
7f8b4e4e
PZ
236 __u64 time_enabled; /* time counter active */
237 __u64 time_running; /* time counter on cpu */
7b732a75 238
41f95331
PZ
239 /*
240 * Hole for extension of the self monitor capabilities
241 */
242
7f8b4e4e 243 __u64 __reserved[123]; /* align to 1k */
41f95331 244
38ff667b
PZ
245 /*
246 * Control data for the mmap() data buffer.
247 *
43a21ea8
PZ
248 * User-space reading the @data_head value should issue an rmb(), on
249 * SMP capable platforms, after reading this value -- see
250 * perf_counter_wakeup().
251 *
252 * When the mapping is PROT_WRITE the @data_tail value should be
253 * written by userspace to reflect the last read data. In this case
254 * the kernel will not over-write unread data.
38ff667b 255 */
8e3747c1 256 __u64 data_head; /* head in the data section */
43a21ea8 257 __u64 data_tail; /* user-space written tail */
37d81828
PM
258};
259
a308444c
IM
260#define PERF_EVENT_MISC_CPUMODE_MASK (3 << 0)
261#define PERF_EVENT_MISC_CPUMODE_UNKNOWN (0 << 0)
262#define PERF_EVENT_MISC_KERNEL (1 << 0)
263#define PERF_EVENT_MISC_USER (2 << 0)
264#define PERF_EVENT_MISC_HYPERVISOR (3 << 0)
265#define PERF_EVENT_MISC_OVERFLOW (1 << 2)
6fab0192 266
5c148194
PZ
267struct perf_event_header {
268 __u32 type;
6fab0192
PZ
269 __u16 misc;
270 __u16 size;
5c148194
PZ
271};
272
273enum perf_event_type {
5ed00415 274
0c593b34
PZ
275 /*
276 * The MMAP events record the PROT_EXEC mappings so that we can
277 * correlate userspace IPs to code. They have the following structure:
278 *
279 * struct {
0127c3ea 280 * struct perf_event_header header;
0c593b34 281 *
0127c3ea
IM
282 * u32 pid, tid;
283 * u64 addr;
284 * u64 len;
285 * u64 pgoff;
286 * char filename[];
0c593b34
PZ
287 * };
288 */
8a057d84 289 PERF_EVENT_MMAP = 1,
0a4a9391 290
43a21ea8
PZ
291 /*
292 * struct {
293 * struct perf_event_header header;
294 * u64 id;
295 * u64 lost;
296 * };
297 */
298 PERF_EVENT_LOST = 2,
299
8d1b2d93
PZ
300 /*
301 * struct {
0127c3ea 302 * struct perf_event_header header;
8d1b2d93 303 *
0127c3ea
IM
304 * u32 pid, tid;
305 * char comm[];
8d1b2d93
PZ
306 * };
307 */
308 PERF_EVENT_COMM = 3,
309
26b119bc
PZ
310 /*
311 * struct {
0127c3ea
IM
312 * struct perf_event_header header;
313 * u64 time;
689802b2 314 * u64 id;
b23f3325 315 * u64 sample_period;
26b119bc
PZ
316 * };
317 */
318 PERF_EVENT_PERIOD = 4,
319
a78ac325
PZ
320 /*
321 * struct {
0127c3ea
IM
322 * struct perf_event_header header;
323 * u64 time;
cca3f454 324 * u64 id;
a78ac325
PZ
325 * };
326 */
327 PERF_EVENT_THROTTLE = 5,
328 PERF_EVENT_UNTHROTTLE = 6,
329
60313ebe
PZ
330 /*
331 * struct {
a21ca2ca
IM
332 * struct perf_event_header header;
333 * u32 pid, ppid;
60313ebe
PZ
334 * };
335 */
336 PERF_EVENT_FORK = 7,
337
38b200d6
PZ
338 /*
339 * struct {
340 * struct perf_event_header header;
341 * u32 pid, tid;
342 * u64 value;
343 * { u64 time_enabled; } && PERF_FORMAT_ENABLED
344 * { u64 time_running; } && PERF_FORMAT_RUNNING
345 * { u64 parent_id; } && PERF_FORMAT_ID
346 * };
347 */
348 PERF_EVENT_READ = 8,
349
8a057d84 350 /*
6b6e5486 351 * When header.misc & PERF_EVENT_MISC_OVERFLOW the event_type field
43a21ea8 352 * will be PERF_SAMPLE_*
0c593b34
PZ
353 *
354 * struct {
0127c3ea 355 * struct perf_event_header header;
0c593b34 356 *
43a21ea8
PZ
357 * { u64 ip; } && PERF_SAMPLE_IP
358 * { u32 pid, tid; } && PERF_SAMPLE_TID
359 * { u64 time; } && PERF_SAMPLE_TIME
360 * { u64 addr; } && PERF_SAMPLE_ADDR
361 * { u64 config; } && PERF_SAMPLE_CONFIG
362 * { u32 cpu, res; } && PERF_SAMPLE_CPU
0c593b34 363 *
0127c3ea 364 * { u64 nr;
43a21ea8 365 * { u64 id, val; } cnt[nr]; } && PERF_SAMPLE_GROUP
0c593b34 366 *
f9188e02 367 * { u64 nr,
43a21ea8 368 * u64 ips[nr]; } && PERF_SAMPLE_CALLCHAIN
0c593b34 369 * };
8a057d84 370 */
5c148194
PZ
371};
372
f9188e02
PZ
373enum perf_callchain_context {
374 PERF_CONTEXT_HV = (__u64)-32,
375 PERF_CONTEXT_KERNEL = (__u64)-128,
376 PERF_CONTEXT_USER = (__u64)-512,
7522060c 377
f9188e02
PZ
378 PERF_CONTEXT_GUEST = (__u64)-2048,
379 PERF_CONTEXT_GUEST_KERNEL = (__u64)-2176,
380 PERF_CONTEXT_GUEST_USER = (__u64)-2560,
381
382 PERF_CONTEXT_MAX = (__u64)-4095,
7522060c
IM
383};
384
f3dfd265 385#ifdef __KERNEL__
9f66a381 386/*
f3dfd265 387 * Kernel-internal data types and definitions:
9f66a381
IM
388 */
389
f3dfd265
PM
390#ifdef CONFIG_PERF_COUNTERS
391# include <asm/perf_counter.h>
392#endif
393
394#include <linux/list.h>
395#include <linux/mutex.h>
396#include <linux/rculist.h>
397#include <linux/rcupdate.h>
398#include <linux/spinlock.h>
d6d020e9 399#include <linux/hrtimer.h>
3c446b3d 400#include <linux/fs.h>
709e50cf 401#include <linux/pid_namespace.h>
f3dfd265
PM
402#include <asm/atomic.h>
403
f9188e02
PZ
404#define PERF_MAX_STACK_DEPTH 255
405
406struct perf_callchain_entry {
407 __u64 nr;
408 __u64 ip[PERF_MAX_STACK_DEPTH];
409};
410
f3dfd265
PM
411struct task_struct;
412
0793a61d 413/**
9f66a381 414 * struct hw_perf_counter - performance counter hardware details:
0793a61d
TG
415 */
416struct hw_perf_counter {
ee06094f 417#ifdef CONFIG_PERF_COUNTERS
d6d020e9
PZ
418 union {
419 struct { /* hardware */
a308444c
IM
420 u64 config;
421 unsigned long config_base;
422 unsigned long counter_base;
423 int idx;
d6d020e9
PZ
424 };
425 union { /* software */
a308444c
IM
426 atomic64_t count;
427 struct hrtimer hrtimer;
d6d020e9
PZ
428 };
429 };
ee06094f 430 atomic64_t prev_count;
b23f3325 431 u64 sample_period;
9e350de3 432 u64 last_period;
ee06094f 433 atomic64_t period_left;
60db5e09 434 u64 interrupts;
6a24ed6c
PZ
435
436 u64 freq_count;
437 u64 freq_interrupts;
bd2b5b12 438 u64 freq_stamp;
ee06094f 439#endif
0793a61d
TG
440};
441
621a01ea
IM
442struct perf_counter;
443
444/**
4aeb0b42 445 * struct pmu - generic performance monitoring unit
621a01ea 446 */
4aeb0b42 447struct pmu {
95cdd2e7 448 int (*enable) (struct perf_counter *counter);
7671581f
IM
449 void (*disable) (struct perf_counter *counter);
450 void (*read) (struct perf_counter *counter);
a78ac325 451 void (*unthrottle) (struct perf_counter *counter);
621a01ea
IM
452};
453
6a930700
IM
454/**
455 * enum perf_counter_active_state - the states of a counter
456 */
457enum perf_counter_active_state {
3b6f9e5c 458 PERF_COUNTER_STATE_ERROR = -2,
6a930700
IM
459 PERF_COUNTER_STATE_OFF = -1,
460 PERF_COUNTER_STATE_INACTIVE = 0,
461 PERF_COUNTER_STATE_ACTIVE = 1,
462};
463
9b51f66d
IM
464struct file;
465
7b732a75
PZ
466struct perf_mmap_data {
467 struct rcu_head rcu_head;
8740f941 468 int nr_pages; /* nr of data pages */
43a21ea8 469 int writable; /* are we writable */
c5078f78 470 int nr_locked; /* nr pages mlocked */
8740f941 471
c33a0bc4 472 atomic_t poll; /* POLL_ for wakeups */
8740f941
PZ
473 atomic_t events; /* event limit */
474
8e3747c1
PZ
475 atomic_long_t head; /* write position */
476 atomic_long_t done_head; /* completed head */
477
c33a0bc4 478 atomic_t lock; /* concurrent writes */
c66de4a5 479 atomic_t wakeup; /* needs a wakeup */
43a21ea8 480 atomic_t lost; /* nr records lost */
c66de4a5 481
7b732a75 482 struct perf_counter_mmap_page *user_page;
0127c3ea 483 void *data_pages[0];
7b732a75
PZ
484};
485
671dec5d
PZ
486struct perf_pending_entry {
487 struct perf_pending_entry *next;
488 void (*func)(struct perf_pending_entry *);
925d519a
PZ
489};
490
0793a61d
TG
491/**
492 * struct perf_counter - performance counter kernel representation:
493 */
494struct perf_counter {
ee06094f 495#ifdef CONFIG_PERF_COUNTERS
04289bb9 496 struct list_head list_entry;
592903cd 497 struct list_head event_entry;
04289bb9 498 struct list_head sibling_list;
0127c3ea 499 int nr_siblings;
04289bb9 500 struct perf_counter *group_leader;
4aeb0b42 501 const struct pmu *pmu;
04289bb9 502
6a930700 503 enum perf_counter_active_state state;
0793a61d 504 atomic64_t count;
ee06094f 505
53cfbf59
PM
506 /*
507 * These are the total time in nanoseconds that the counter
508 * has been enabled (i.e. eligible to run, and the task has
509 * been scheduled in, if this is a per-task counter)
510 * and running (scheduled onto the CPU), respectively.
511 *
512 * They are computed from tstamp_enabled, tstamp_running and
513 * tstamp_stopped when the counter is in INACTIVE or ACTIVE state.
514 */
515 u64 total_time_enabled;
516 u64 total_time_running;
517
518 /*
519 * These are timestamps used for computing total_time_enabled
520 * and total_time_running when the counter is in INACTIVE or
521 * ACTIVE state, measured in nanoseconds from an arbitrary point
522 * in time.
523 * tstamp_enabled: the notional time when the counter was enabled
524 * tstamp_running: the notional time when the counter was scheduled on
525 * tstamp_stopped: in INACTIVE state, the notional time when the
526 * counter was scheduled off.
527 */
528 u64 tstamp_enabled;
529 u64 tstamp_running;
530 u64 tstamp_stopped;
531
0d48696f 532 struct perf_counter_attr attr;
0793a61d
TG
533 struct hw_perf_counter hw;
534
535 struct perf_counter_context *ctx;
9b51f66d 536 struct file *filp;
0793a61d 537
53cfbf59
PM
538 /*
539 * These accumulate total time (in nanoseconds) that children
540 * counters have been enabled and running, respectively.
541 */
542 atomic64_t child_total_time_enabled;
543 atomic64_t child_total_time_running;
544
0793a61d 545 /*
d859e29f 546 * Protect attach/detach and child_list:
0793a61d 547 */
fccc714b
PZ
548 struct mutex child_mutex;
549 struct list_head child_list;
550 struct perf_counter *parent;
0793a61d
TG
551
552 int oncpu;
553 int cpu;
554
082ff5a2
PZ
555 struct list_head owner_entry;
556 struct task_struct *owner;
557
7b732a75
PZ
558 /* mmap bits */
559 struct mutex mmap_mutex;
560 atomic_t mmap_count;
561 struct perf_mmap_data *data;
37d81828 562
7b732a75 563 /* poll related */
0793a61d 564 wait_queue_head_t waitq;
3c446b3d 565 struct fasync_struct *fasync;
79f14641
PZ
566
567 /* delayed work for NMIs and such */
568 int pending_wakeup;
4c9e2542 569 int pending_kill;
79f14641 570 int pending_disable;
671dec5d 571 struct perf_pending_entry pending;
592903cd 572
79f14641
PZ
573 atomic_t event_limit;
574
e077df4f 575 void (*destroy)(struct perf_counter *);
592903cd 576 struct rcu_head rcu_head;
709e50cf
PZ
577
578 struct pid_namespace *ns;
8e5799b1 579 u64 id;
ee06094f 580#endif
0793a61d
TG
581};
582
583/**
584 * struct perf_counter_context - counter context structure
585 *
586 * Used as a container for task counters and CPU counters as well:
587 */
588struct perf_counter_context {
0793a61d 589 /*
d859e29f
PM
590 * Protect the states of the counters in the list,
591 * nr_active, and the list:
0793a61d 592 */
a308444c 593 spinlock_t lock;
d859e29f
PM
594 /*
595 * Protect the list of counters. Locking either mutex or lock
596 * is sufficient to ensure the list doesn't change; to change
597 * the list you need to lock both the mutex and the spinlock.
598 */
a308444c 599 struct mutex mutex;
04289bb9 600
a308444c
IM
601 struct list_head counter_list;
602 struct list_head event_list;
603 int nr_counters;
604 int nr_active;
605 int is_active;
bfbd3381 606 int nr_stat;
a308444c
IM
607 atomic_t refcount;
608 struct task_struct *task;
53cfbf59
PM
609
610 /*
4af4998b 611 * Context clock, runs when context enabled.
53cfbf59 612 */
a308444c
IM
613 u64 time;
614 u64 timestamp;
564c2b21
PM
615
616 /*
617 * These fields let us detect when two contexts have both
618 * been cloned (inherited) from a common ancestor.
619 */
a308444c
IM
620 struct perf_counter_context *parent_ctx;
621 u64 parent_gen;
622 u64 generation;
623 int pin_count;
624 struct rcu_head rcu_head;
0793a61d
TG
625};
626
627/**
628 * struct perf_counter_cpu_context - per cpu counter context structure
629 */
630struct perf_cpu_context {
631 struct perf_counter_context ctx;
632 struct perf_counter_context *task_ctx;
633 int active_oncpu;
634 int max_pertask;
3b6f9e5c 635 int exclusive;
96f6d444
PZ
636
637 /*
638 * Recursion avoidance:
639 *
640 * task, softirq, irq, nmi context
641 */
22a4f650 642 int recursion[4];
0793a61d
TG
643};
644
829b42dd
RR
645#ifdef CONFIG_PERF_COUNTERS
646
0793a61d
TG
647/*
648 * Set by architecture code:
649 */
650extern int perf_max_counters;
651
4aeb0b42 652extern const struct pmu *hw_perf_counter_init(struct perf_counter *counter);
621a01ea 653
0793a61d 654extern void perf_counter_task_sched_in(struct task_struct *task, int cpu);
564c2b21
PM
655extern void perf_counter_task_sched_out(struct task_struct *task,
656 struct task_struct *next, int cpu);
0793a61d 657extern void perf_counter_task_tick(struct task_struct *task, int cpu);
6ab423e0 658extern int perf_counter_init_task(struct task_struct *child);
9b51f66d 659extern void perf_counter_exit_task(struct task_struct *child);
bbbee908 660extern void perf_counter_free_task(struct task_struct *task);
9974458e 661extern void set_perf_counter_pending(void);
925d519a 662extern void perf_counter_do_pending(void);
0793a61d 663extern void perf_counter_print_debug(void);
9e35ad38
PZ
664extern void __perf_disable(void);
665extern bool __perf_enable(void);
666extern void perf_disable(void);
667extern void perf_enable(void);
1d1c7ddb
IM
668extern int perf_counter_task_disable(void);
669extern int perf_counter_task_enable(void);
3cbed429
PM
670extern int hw_perf_group_sched_in(struct perf_counter *group_leader,
671 struct perf_cpu_context *cpuctx,
672 struct perf_counter_context *ctx, int cpu);
37d81828 673extern void perf_counter_update_userpage(struct perf_counter *counter);
5c92d124 674
df1a132b 675struct perf_sample_data {
a308444c
IM
676 struct pt_regs *regs;
677 u64 addr;
678 u64 period;
df1a132b
PZ
679};
680
681extern int perf_counter_overflow(struct perf_counter *counter, int nmi,
682 struct perf_sample_data *data);
683
3b6f9e5c
PM
684/*
685 * Return 1 for a software counter, 0 for a hardware counter
686 */
687static inline int is_software_counter(struct perf_counter *counter)
688{
a21ca2ca 689 return (counter->attr.type != PERF_TYPE_RAW) &&
f1a3c979
PZ
690 (counter->attr.type != PERF_TYPE_HARDWARE) &&
691 (counter->attr.type != PERF_TYPE_HW_CACHE);
3b6f9e5c
PM
692}
693
f29ac756
PZ
694extern atomic_t perf_swcounter_enabled[PERF_COUNT_SW_MAX];
695
696extern void __perf_swcounter_event(u32, u64, int, struct pt_regs *, u64);
697
698static inline void
699perf_swcounter_event(u32 event, u64 nr, int nmi, struct pt_regs *regs, u64 addr)
700{
701 if (atomic_read(&perf_swcounter_enabled[event]))
702 __perf_swcounter_event(event, nr, nmi, regs, addr);
703}
15dbf27c 704
089dd79d
PZ
705extern void __perf_counter_mmap(struct vm_area_struct *vma);
706
707static inline void perf_counter_mmap(struct vm_area_struct *vma)
708{
709 if (vma->vm_flags & VM_EXEC)
710 __perf_counter_mmap(vma);
711}
0a4a9391 712
8d1b2d93 713extern void perf_counter_comm(struct task_struct *tsk);
60313ebe 714extern void perf_counter_fork(struct task_struct *tsk);
8d1b2d93 715
394ee076
PZ
716extern struct perf_callchain_entry *perf_callchain(struct pt_regs *regs);
717
0764771d 718extern int sysctl_perf_counter_paranoid;
c5078f78 719extern int sysctl_perf_counter_mlock;
df58ab24 720extern int sysctl_perf_counter_sample_rate;
1ccd1549 721
0d905bca
IM
722extern void perf_counter_init(void);
723
9d23a90a
PM
724#ifndef perf_misc_flags
725#define perf_misc_flags(regs) (user_mode(regs) ? PERF_EVENT_MISC_USER : \
726 PERF_EVENT_MISC_KERNEL)
727#define perf_instruction_pointer(regs) instruction_pointer(regs)
728#endif
729
0793a61d
TG
730#else
731static inline void
732perf_counter_task_sched_in(struct task_struct *task, int cpu) { }
733static inline void
910431c7
IM
734perf_counter_task_sched_out(struct task_struct *task,
735 struct task_struct *next, int cpu) { }
0793a61d
TG
736static inline void
737perf_counter_task_tick(struct task_struct *task, int cpu) { }
d3e78ee3 738static inline int perf_counter_init_task(struct task_struct *child) { return 0; }
9b51f66d 739static inline void perf_counter_exit_task(struct task_struct *child) { }
bbbee908 740static inline void perf_counter_free_task(struct task_struct *task) { }
925d519a 741static inline void perf_counter_do_pending(void) { }
0793a61d 742static inline void perf_counter_print_debug(void) { }
9e35ad38
PZ
743static inline void perf_disable(void) { }
744static inline void perf_enable(void) { }
1d1c7ddb
IM
745static inline int perf_counter_task_disable(void) { return -EINVAL; }
746static inline int perf_counter_task_enable(void) { return -EINVAL; }
15dbf27c 747
925d519a 748static inline void
78f13e95
PZ
749perf_swcounter_event(u32 event, u64 nr, int nmi,
750 struct pt_regs *regs, u64 addr) { }
0a4a9391 751
089dd79d 752static inline void perf_counter_mmap(struct vm_area_struct *vma) { }
8d1b2d93 753static inline void perf_counter_comm(struct task_struct *tsk) { }
60313ebe 754static inline void perf_counter_fork(struct task_struct *tsk) { }
0d905bca 755static inline void perf_counter_init(void) { }
0793a61d
TG
756#endif
757
f3dfd265 758#endif /* __KERNEL__ */
0793a61d 759#endif /* _LINUX_PERF_COUNTER_H */