]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - include/linux/perf_counter.h
perf_counter/x86: Fix the model number of Intel Core2 processors
[mirror_ubuntu-zesty-kernel.git] / include / linux / perf_counter.h
CommitLineData
0793a61d
TG
1/*
2 * Performance counters:
3 *
4 * Copyright(C) 2008, Thomas Gleixner <tglx@linutronix.de>
5 * Copyright(C) 2008, Red Hat, Inc., Ingo Molnar
6 *
7 * Data type definitions, declarations, prototypes.
8 *
9 * Started by: Thomas Gleixner and Ingo Molnar
10 *
11 * For licencing details see kernel-base/COPYING
12 */
13#ifndef _LINUX_PERF_COUNTER_H
14#define _LINUX_PERF_COUNTER_H
15
f3dfd265
PM
16#include <linux/types.h>
17#include <linux/ioctl.h>
9aaa131a 18#include <asm/byteorder.h>
0793a61d
TG
19
20/*
9f66a381
IM
21 * User-space ABI bits:
22 */
23
24/*
0d48696f 25 * attr.type
0793a61d 26 */
b8e83514
PZ
27enum perf_event_types {
28 PERF_TYPE_HARDWARE = 0,
29 PERF_TYPE_SOFTWARE = 1,
30 PERF_TYPE_TRACEPOINT = 2,
8326f44d 31 PERF_TYPE_HW_CACHE = 3,
b8e83514 32
0793a61d 33 /*
b8e83514 34 * available TYPE space, raw is the max value.
0793a61d 35 */
9f66a381 36
b8e83514
PZ
37 PERF_TYPE_RAW = 128,
38};
6c594c21 39
b8e83514 40/*
0d48696f 41 * Generalized performance counter event types, used by the attr.event_id
b8e83514
PZ
42 * parameter of the sys_perf_counter_open() syscall:
43 */
0d48696f 44enum attr_ids {
9f66a381 45 /*
b8e83514 46 * Common hardware events, generalized by the kernel:
9f66a381 47 */
b8e83514
PZ
48 PERF_COUNT_CPU_CYCLES = 0,
49 PERF_COUNT_INSTRUCTIONS = 1,
50 PERF_COUNT_CACHE_REFERENCES = 2,
51 PERF_COUNT_CACHE_MISSES = 3,
52 PERF_COUNT_BRANCH_INSTRUCTIONS = 4,
53 PERF_COUNT_BRANCH_MISSES = 5,
54 PERF_COUNT_BUS_CYCLES = 6,
55
56 PERF_HW_EVENTS_MAX = 7,
57};
e077df4f 58
8326f44d
IM
59/*
60 * Generalized hardware cache counters:
61 *
62 * { L1-D, L1-I, L2, LLC, ITLB, DTLB, BPU } x
63 * { read, write, prefetch } x
64 * { accesses, misses }
65 */
66enum hw_cache_id {
67 PERF_COUNT_HW_CACHE_L1D,
68 PERF_COUNT_HW_CACHE_L1I,
69 PERF_COUNT_HW_CACHE_L2,
70 PERF_COUNT_HW_CACHE_DTLB,
71 PERF_COUNT_HW_CACHE_ITLB,
72 PERF_COUNT_HW_CACHE_BPU,
73
74 PERF_COUNT_HW_CACHE_MAX,
75};
76
77enum hw_cache_op_id {
78 PERF_COUNT_HW_CACHE_OP_READ,
79 PERF_COUNT_HW_CACHE_OP_WRITE,
80 PERF_COUNT_HW_CACHE_OP_PREFETCH,
81
82 PERF_COUNT_HW_CACHE_OP_MAX,
83};
84
85enum hw_cache_op_result_id {
86 PERF_COUNT_HW_CACHE_RESULT_ACCESS,
87 PERF_COUNT_HW_CACHE_RESULT_MISS,
88
89 PERF_COUNT_HW_CACHE_RESULT_MAX,
90};
91
b8e83514
PZ
92/*
93 * Special "software" counters provided by the kernel, even if the hardware
94 * does not support performance counters. These counters measure various
95 * physical and sw events of the kernel (and allow the profiling of them as
96 * well):
97 */
98enum sw_event_ids {
99 PERF_COUNT_CPU_CLOCK = 0,
100 PERF_COUNT_TASK_CLOCK = 1,
101 PERF_COUNT_PAGE_FAULTS = 2,
102 PERF_COUNT_CONTEXT_SWITCHES = 3,
103 PERF_COUNT_CPU_MIGRATIONS = 4,
104 PERF_COUNT_PAGE_FAULTS_MIN = 5,
105 PERF_COUNT_PAGE_FAULTS_MAJ = 6,
106
107 PERF_SW_EVENTS_MAX = 7,
0793a61d
TG
108};
109
8a057d84 110/*
0d48696f 111 * Bits that can be set in attr.sample_type to request information
8a057d84
PZ
112 * in the overflow packets.
113 */
b23f3325
PZ
114enum perf_counter_sample_format {
115 PERF_SAMPLE_IP = 1U << 0,
116 PERF_SAMPLE_TID = 1U << 1,
117 PERF_SAMPLE_TIME = 1U << 2,
118 PERF_SAMPLE_ADDR = 1U << 3,
119 PERF_SAMPLE_GROUP = 1U << 4,
120 PERF_SAMPLE_CALLCHAIN = 1U << 5,
ac4bcf88 121 PERF_SAMPLE_ID = 1U << 6,
b23f3325 122 PERF_SAMPLE_CPU = 1U << 7,
689802b2 123 PERF_SAMPLE_PERIOD = 1U << 8,
8a057d84
PZ
124};
125
53cfbf59 126/*
0d48696f 127 * Bits that can be set in attr.read_format to request that
53cfbf59
PM
128 * reads on the counter should return the indicated quantities,
129 * in increasing order of bit value, after the counter value.
130 */
131enum perf_counter_read_format {
8e5799b1
PZ
132 PERF_FORMAT_TOTAL_TIME_ENABLED = 1U << 0,
133 PERF_FORMAT_TOTAL_TIME_RUNNING = 1U << 1,
134 PERF_FORMAT_ID = 1U << 2,
53cfbf59
PM
135};
136
9f66a381
IM
137/*
138 * Hardware event to monitor via a performance monitoring counter:
139 */
0d48696f 140struct perf_counter_attr {
f4a2deb4 141 /*
a21ca2ca
IM
142 * Major type: hardware/software/tracepoint/etc.
143 */
144 __u32 type;
145 __u32 __reserved_1;
146
147 /*
148 * Type specific configuration information.
f4a2deb4
PZ
149 */
150 __u64 config;
9f66a381 151
60db5e09 152 union {
b23f3325
PZ
153 __u64 sample_period;
154 __u64 sample_freq;
60db5e09
PZ
155 };
156
b23f3325
PZ
157 __u64 sample_type;
158 __u64 read_format;
9f66a381 159
2743a5b0 160 __u64 disabled : 1, /* off by default */
0475f9ea
PM
161 inherit : 1, /* children inherit it */
162 pinned : 1, /* must always be on PMU */
163 exclusive : 1, /* only group on PMU */
164 exclude_user : 1, /* don't count user */
165 exclude_kernel : 1, /* ditto kernel */
166 exclude_hv : 1, /* ditto hypervisor */
2743a5b0 167 exclude_idle : 1, /* don't count when idle */
0a4a9391 168 mmap : 1, /* include mmap data */
8d1b2d93 169 comm : 1, /* include comm data */
60db5e09 170 freq : 1, /* use freq, not period */
0475f9ea 171
a21ca2ca 172 __reserved_2 : 53;
2743a5b0 173
c457810a 174 __u32 wakeup_events; /* wakeup every n events */
a21ca2ca 175 __u32 __reserved_3;
9f66a381 176
e527ea31 177 __u64 __reserved_4;
eab656ae
TG
178};
179
d859e29f
PM
180/*
181 * Ioctls that can be done on a perf counter fd:
182 */
08247e31
PZ
183#define PERF_COUNTER_IOC_ENABLE _IO ('$', 0)
184#define PERF_COUNTER_IOC_DISABLE _IO ('$', 1)
185#define PERF_COUNTER_IOC_REFRESH _IO ('$', 2)
186#define PERF_COUNTER_IOC_RESET _IO ('$', 3)
187#define PERF_COUNTER_IOC_PERIOD _IOW('$', 4, u64)
3df5edad
PZ
188
189enum perf_counter_ioc_flags {
190 PERF_IOC_FLAG_GROUP = 1U << 0,
191};
d859e29f 192
37d81828
PM
193/*
194 * Structure of the page that can be mapped via mmap
195 */
196struct perf_counter_mmap_page {
197 __u32 version; /* version number of this structure */
198 __u32 compat_version; /* lowest version this is compat with */
38ff667b
PZ
199
200 /*
201 * Bits needed to read the hw counters in user-space.
202 *
92f22a38
PZ
203 * u32 seq;
204 * s64 count;
38ff667b 205 *
a2e87d06
PZ
206 * do {
207 * seq = pc->lock;
38ff667b 208 *
a2e87d06
PZ
209 * barrier()
210 * if (pc->index) {
211 * count = pmc_read(pc->index - 1);
212 * count += pc->offset;
213 * } else
214 * goto regular_read;
38ff667b 215 *
a2e87d06
PZ
216 * barrier();
217 * } while (pc->lock != seq);
38ff667b 218 *
92f22a38
PZ
219 * NOTE: for obvious reason this only works on self-monitoring
220 * processes.
38ff667b 221 */
37d81828
PM
222 __u32 lock; /* seqlock for synchronization */
223 __u32 index; /* hardware counter identifier */
224 __s64 offset; /* add to hardware counter value */
7b732a75 225
38ff667b
PZ
226 /*
227 * Control data for the mmap() data buffer.
228 *
229 * User-space reading this value should issue an rmb(), on SMP capable
230 * platforms, after reading this value -- see perf_counter_wakeup().
231 */
8e3747c1 232 __u64 data_head; /* head in the data section */
37d81828
PM
233};
234
9d23a90a
PM
235#define PERF_EVENT_MISC_CPUMODE_MASK (3 << 0)
236#define PERF_EVENT_MISC_CPUMODE_UNKNOWN (0 << 0)
6b6e5486 237#define PERF_EVENT_MISC_KERNEL (1 << 0)
9d23a90a
PM
238#define PERF_EVENT_MISC_USER (2 << 0)
239#define PERF_EVENT_MISC_HYPERVISOR (3 << 0)
6b6e5486 240#define PERF_EVENT_MISC_OVERFLOW (1 << 2)
6fab0192 241
5c148194
PZ
242struct perf_event_header {
243 __u32 type;
6fab0192
PZ
244 __u16 misc;
245 __u16 size;
5c148194
PZ
246};
247
248enum perf_event_type {
5ed00415 249
0c593b34
PZ
250 /*
251 * The MMAP events record the PROT_EXEC mappings so that we can
252 * correlate userspace IPs to code. They have the following structure:
253 *
254 * struct {
0127c3ea 255 * struct perf_event_header header;
0c593b34 256 *
0127c3ea
IM
257 * u32 pid, tid;
258 * u64 addr;
259 * u64 len;
260 * u64 pgoff;
261 * char filename[];
0c593b34
PZ
262 * };
263 */
8a057d84 264 PERF_EVENT_MMAP = 1,
0a4a9391 265
8d1b2d93
PZ
266 /*
267 * struct {
0127c3ea 268 * struct perf_event_header header;
8d1b2d93 269 *
0127c3ea
IM
270 * u32 pid, tid;
271 * char comm[];
8d1b2d93
PZ
272 * };
273 */
274 PERF_EVENT_COMM = 3,
275
26b119bc
PZ
276 /*
277 * struct {
0127c3ea
IM
278 * struct perf_event_header header;
279 * u64 time;
689802b2 280 * u64 id;
b23f3325 281 * u64 sample_period;
26b119bc
PZ
282 * };
283 */
284 PERF_EVENT_PERIOD = 4,
285
a78ac325
PZ
286 /*
287 * struct {
0127c3ea
IM
288 * struct perf_event_header header;
289 * u64 time;
a78ac325
PZ
290 * };
291 */
292 PERF_EVENT_THROTTLE = 5,
293 PERF_EVENT_UNTHROTTLE = 6,
294
60313ebe
PZ
295 /*
296 * struct {
a21ca2ca
IM
297 * struct perf_event_header header;
298 * u32 pid, ppid;
60313ebe
PZ
299 * };
300 */
301 PERF_EVENT_FORK = 7,
302
8a057d84 303 /*
6b6e5486
PZ
304 * When header.misc & PERF_EVENT_MISC_OVERFLOW the event_type field
305 * will be PERF_RECORD_*
0c593b34
PZ
306 *
307 * struct {
0127c3ea 308 * struct perf_event_header header;
0c593b34 309 *
0127c3ea
IM
310 * { u64 ip; } && PERF_RECORD_IP
311 * { u32 pid, tid; } && PERF_RECORD_TID
312 * { u64 time; } && PERF_RECORD_TIME
313 * { u64 addr; } && PERF_RECORD_ADDR
314 * { u64 config; } && PERF_RECORD_CONFIG
315 * { u32 cpu, res; } && PERF_RECORD_CPU
0c593b34 316 *
0127c3ea 317 * { u64 nr;
8e5799b1 318 * { u64 id, val; } cnt[nr]; } && PERF_RECORD_GROUP
0c593b34 319 *
0127c3ea
IM
320 * { u16 nr,
321 * hv,
322 * kernel,
323 * user;
324 * u64 ips[nr]; } && PERF_RECORD_CALLCHAIN
0c593b34 325 * };
8a057d84 326 */
5c148194
PZ
327};
328
f3dfd265 329#ifdef __KERNEL__
9f66a381 330/*
f3dfd265 331 * Kernel-internal data types and definitions:
9f66a381
IM
332 */
333
f3dfd265
PM
334#ifdef CONFIG_PERF_COUNTERS
335# include <asm/perf_counter.h>
336#endif
337
338#include <linux/list.h>
339#include <linux/mutex.h>
340#include <linux/rculist.h>
341#include <linux/rcupdate.h>
342#include <linux/spinlock.h>
d6d020e9 343#include <linux/hrtimer.h>
3c446b3d 344#include <linux/fs.h>
709e50cf 345#include <linux/pid_namespace.h>
f3dfd265
PM
346#include <asm/atomic.h>
347
348struct task_struct;
349
0793a61d 350/**
9f66a381 351 * struct hw_perf_counter - performance counter hardware details:
0793a61d
TG
352 */
353struct hw_perf_counter {
ee06094f 354#ifdef CONFIG_PERF_COUNTERS
d6d020e9
PZ
355 union {
356 struct { /* hardware */
357 u64 config;
358 unsigned long config_base;
359 unsigned long counter_base;
6f00cada 360 int idx;
d6d020e9
PZ
361 };
362 union { /* software */
363 atomic64_t count;
364 struct hrtimer hrtimer;
365 };
366 };
ee06094f 367 atomic64_t prev_count;
b23f3325 368 u64 sample_period;
ee06094f 369 atomic64_t period_left;
60db5e09 370 u64 interrupts;
6a24ed6c
PZ
371
372 u64 freq_count;
373 u64 freq_interrupts;
ee06094f 374#endif
0793a61d
TG
375};
376
621a01ea
IM
377struct perf_counter;
378
379/**
4aeb0b42 380 * struct pmu - generic performance monitoring unit
621a01ea 381 */
4aeb0b42 382struct pmu {
95cdd2e7 383 int (*enable) (struct perf_counter *counter);
7671581f
IM
384 void (*disable) (struct perf_counter *counter);
385 void (*read) (struct perf_counter *counter);
a78ac325 386 void (*unthrottle) (struct perf_counter *counter);
621a01ea
IM
387};
388
6a930700
IM
389/**
390 * enum perf_counter_active_state - the states of a counter
391 */
392enum perf_counter_active_state {
3b6f9e5c 393 PERF_COUNTER_STATE_ERROR = -2,
6a930700
IM
394 PERF_COUNTER_STATE_OFF = -1,
395 PERF_COUNTER_STATE_INACTIVE = 0,
396 PERF_COUNTER_STATE_ACTIVE = 1,
397};
398
9b51f66d
IM
399struct file;
400
7b732a75
PZ
401struct perf_mmap_data {
402 struct rcu_head rcu_head;
8740f941 403 int nr_pages; /* nr of data pages */
c5078f78 404 int nr_locked; /* nr pages mlocked */
8740f941 405
c33a0bc4 406 atomic_t poll; /* POLL_ for wakeups */
8740f941
PZ
407 atomic_t events; /* event limit */
408
8e3747c1
PZ
409 atomic_long_t head; /* write position */
410 atomic_long_t done_head; /* completed head */
411
c33a0bc4
PZ
412 atomic_t lock; /* concurrent writes */
413
c66de4a5
PZ
414 atomic_t wakeup; /* needs a wakeup */
415
7b732a75 416 struct perf_counter_mmap_page *user_page;
0127c3ea 417 void *data_pages[0];
7b732a75
PZ
418};
419
671dec5d
PZ
420struct perf_pending_entry {
421 struct perf_pending_entry *next;
422 void (*func)(struct perf_pending_entry *);
925d519a
PZ
423};
424
0793a61d
TG
425/**
426 * struct perf_counter - performance counter kernel representation:
427 */
428struct perf_counter {
ee06094f 429#ifdef CONFIG_PERF_COUNTERS
04289bb9 430 struct list_head list_entry;
592903cd 431 struct list_head event_entry;
04289bb9 432 struct list_head sibling_list;
0127c3ea 433 int nr_siblings;
04289bb9 434 struct perf_counter *group_leader;
4aeb0b42 435 const struct pmu *pmu;
04289bb9 436
6a930700 437 enum perf_counter_active_state state;
0793a61d 438 atomic64_t count;
ee06094f 439
53cfbf59
PM
440 /*
441 * These are the total time in nanoseconds that the counter
442 * has been enabled (i.e. eligible to run, and the task has
443 * been scheduled in, if this is a per-task counter)
444 * and running (scheduled onto the CPU), respectively.
445 *
446 * They are computed from tstamp_enabled, tstamp_running and
447 * tstamp_stopped when the counter is in INACTIVE or ACTIVE state.
448 */
449 u64 total_time_enabled;
450 u64 total_time_running;
451
452 /*
453 * These are timestamps used for computing total_time_enabled
454 * and total_time_running when the counter is in INACTIVE or
455 * ACTIVE state, measured in nanoseconds from an arbitrary point
456 * in time.
457 * tstamp_enabled: the notional time when the counter was enabled
458 * tstamp_running: the notional time when the counter was scheduled on
459 * tstamp_stopped: in INACTIVE state, the notional time when the
460 * counter was scheduled off.
461 */
462 u64 tstamp_enabled;
463 u64 tstamp_running;
464 u64 tstamp_stopped;
465
0d48696f 466 struct perf_counter_attr attr;
0793a61d
TG
467 struct hw_perf_counter hw;
468
469 struct perf_counter_context *ctx;
9b51f66d 470 struct file *filp;
0793a61d 471
53cfbf59
PM
472 /*
473 * These accumulate total time (in nanoseconds) that children
474 * counters have been enabled and running, respectively.
475 */
476 atomic64_t child_total_time_enabled;
477 atomic64_t child_total_time_running;
478
0793a61d 479 /*
d859e29f 480 * Protect attach/detach and child_list:
0793a61d 481 */
fccc714b
PZ
482 struct mutex child_mutex;
483 struct list_head child_list;
484 struct perf_counter *parent;
0793a61d
TG
485
486 int oncpu;
487 int cpu;
488
082ff5a2
PZ
489 struct list_head owner_entry;
490 struct task_struct *owner;
491
7b732a75
PZ
492 /* mmap bits */
493 struct mutex mmap_mutex;
494 atomic_t mmap_count;
495 struct perf_mmap_data *data;
37d81828 496
7b732a75 497 /* poll related */
0793a61d 498 wait_queue_head_t waitq;
3c446b3d 499 struct fasync_struct *fasync;
79f14641
PZ
500
501 /* delayed work for NMIs and such */
502 int pending_wakeup;
4c9e2542 503 int pending_kill;
79f14641 504 int pending_disable;
671dec5d 505 struct perf_pending_entry pending;
592903cd 506
79f14641
PZ
507 atomic_t event_limit;
508
e077df4f 509 void (*destroy)(struct perf_counter *);
592903cd 510 struct rcu_head rcu_head;
709e50cf
PZ
511
512 struct pid_namespace *ns;
8e5799b1 513 u64 id;
ee06094f 514#endif
0793a61d
TG
515};
516
517/**
518 * struct perf_counter_context - counter context structure
519 *
520 * Used as a container for task counters and CPU counters as well:
521 */
522struct perf_counter_context {
0793a61d 523 /*
d859e29f
PM
524 * Protect the states of the counters in the list,
525 * nr_active, and the list:
0793a61d
TG
526 */
527 spinlock_t lock;
d859e29f
PM
528 /*
529 * Protect the list of counters. Locking either mutex or lock
530 * is sufficient to ensure the list doesn't change; to change
531 * the list you need to lock both the mutex and the spinlock.
532 */
533 struct mutex mutex;
04289bb9
IM
534
535 struct list_head counter_list;
592903cd 536 struct list_head event_list;
0793a61d
TG
537 int nr_counters;
538 int nr_active;
d859e29f 539 int is_active;
a63eaf34 540 atomic_t refcount;
0793a61d 541 struct task_struct *task;
53cfbf59
PM
542
543 /*
4af4998b 544 * Context clock, runs when context enabled.
53cfbf59 545 */
4af4998b
PZ
546 u64 time;
547 u64 timestamp;
564c2b21
PM
548
549 /*
550 * These fields let us detect when two contexts have both
551 * been cloned (inherited) from a common ancestor.
552 */
553 struct perf_counter_context *parent_ctx;
c93f7669
PM
554 u64 parent_gen;
555 u64 generation;
25346b93 556 int pin_count;
c93f7669 557 struct rcu_head rcu_head;
0793a61d
TG
558};
559
560/**
561 * struct perf_counter_cpu_context - per cpu counter context structure
562 */
563struct perf_cpu_context {
564 struct perf_counter_context ctx;
565 struct perf_counter_context *task_ctx;
566 int active_oncpu;
567 int max_pertask;
3b6f9e5c 568 int exclusive;
96f6d444
PZ
569
570 /*
571 * Recursion avoidance:
572 *
573 * task, softirq, irq, nmi context
574 */
22a4f650 575 int recursion[4];
0793a61d
TG
576};
577
829b42dd
RR
578#ifdef CONFIG_PERF_COUNTERS
579
0793a61d
TG
580/*
581 * Set by architecture code:
582 */
583extern int perf_max_counters;
584
4aeb0b42 585extern const struct pmu *hw_perf_counter_init(struct perf_counter *counter);
621a01ea 586
0793a61d 587extern void perf_counter_task_sched_in(struct task_struct *task, int cpu);
564c2b21
PM
588extern void perf_counter_task_sched_out(struct task_struct *task,
589 struct task_struct *next, int cpu);
0793a61d 590extern void perf_counter_task_tick(struct task_struct *task, int cpu);
6ab423e0 591extern int perf_counter_init_task(struct task_struct *child);
9b51f66d 592extern void perf_counter_exit_task(struct task_struct *child);
bbbee908 593extern void perf_counter_free_task(struct task_struct *task);
925d519a 594extern void perf_counter_do_pending(void);
0793a61d 595extern void perf_counter_print_debug(void);
9e35ad38
PZ
596extern void __perf_disable(void);
597extern bool __perf_enable(void);
598extern void perf_disable(void);
599extern void perf_enable(void);
1d1c7ddb
IM
600extern int perf_counter_task_disable(void);
601extern int perf_counter_task_enable(void);
3cbed429
PM
602extern int hw_perf_group_sched_in(struct perf_counter *group_leader,
603 struct perf_cpu_context *cpuctx,
604 struct perf_counter_context *ctx, int cpu);
37d81828 605extern void perf_counter_update_userpage(struct perf_counter *counter);
5c92d124 606
f6c7d5fe 607extern int perf_counter_overflow(struct perf_counter *counter,
78f13e95 608 int nmi, struct pt_regs *regs, u64 addr);
3b6f9e5c
PM
609/*
610 * Return 1 for a software counter, 0 for a hardware counter
611 */
612static inline int is_software_counter(struct perf_counter *counter)
613{
a21ca2ca
IM
614 return (counter->attr.type != PERF_TYPE_RAW) &&
615 (counter->attr.type != PERF_TYPE_HARDWARE);
3b6f9e5c
PM
616}
617
78f13e95 618extern void perf_swcounter_event(u32, u64, int, struct pt_regs *, u64);
15dbf27c 619
089dd79d
PZ
620extern void __perf_counter_mmap(struct vm_area_struct *vma);
621
622static inline void perf_counter_mmap(struct vm_area_struct *vma)
623{
624 if (vma->vm_flags & VM_EXEC)
625 __perf_counter_mmap(vma);
626}
0a4a9391 627
8d1b2d93 628extern void perf_counter_comm(struct task_struct *tsk);
60313ebe 629extern void perf_counter_fork(struct task_struct *tsk);
8d1b2d93 630
3f731ca6
PM
631extern void perf_counter_task_migration(struct task_struct *task, int cpu);
632
9c03d88e 633#define MAX_STACK_DEPTH 255
394ee076
PZ
634
635struct perf_callchain_entry {
9c03d88e 636 u16 nr, hv, kernel, user;
394ee076
PZ
637 u64 ip[MAX_STACK_DEPTH];
638};
639
640extern struct perf_callchain_entry *perf_callchain(struct pt_regs *regs);
641
1ccd1549 642extern int sysctl_perf_counter_priv;
c5078f78 643extern int sysctl_perf_counter_mlock;
a78ac325 644extern int sysctl_perf_counter_limit;
1ccd1549 645
0d905bca
IM
646extern void perf_counter_init(void);
647
9d23a90a
PM
648#ifndef perf_misc_flags
649#define perf_misc_flags(regs) (user_mode(regs) ? PERF_EVENT_MISC_USER : \
650 PERF_EVENT_MISC_KERNEL)
651#define perf_instruction_pointer(regs) instruction_pointer(regs)
652#endif
653
0793a61d
TG
654#else
655static inline void
656perf_counter_task_sched_in(struct task_struct *task, int cpu) { }
657static inline void
910431c7
IM
658perf_counter_task_sched_out(struct task_struct *task,
659 struct task_struct *next, int cpu) { }
0793a61d
TG
660static inline void
661perf_counter_task_tick(struct task_struct *task, int cpu) { }
d3e78ee3 662static inline int perf_counter_init_task(struct task_struct *child) { return 0; }
9b51f66d 663static inline void perf_counter_exit_task(struct task_struct *child) { }
bbbee908 664static inline void perf_counter_free_task(struct task_struct *task) { }
925d519a 665static inline void perf_counter_do_pending(void) { }
0793a61d 666static inline void perf_counter_print_debug(void) { }
9e35ad38
PZ
667static inline void perf_disable(void) { }
668static inline void perf_enable(void) { }
1d1c7ddb
IM
669static inline int perf_counter_task_disable(void) { return -EINVAL; }
670static inline int perf_counter_task_enable(void) { return -EINVAL; }
15dbf27c 671
925d519a 672static inline void
78f13e95
PZ
673perf_swcounter_event(u32 event, u64 nr, int nmi,
674 struct pt_regs *regs, u64 addr) { }
0a4a9391 675
089dd79d 676static inline void perf_counter_mmap(struct vm_area_struct *vma) { }
8d1b2d93 677static inline void perf_counter_comm(struct task_struct *tsk) { }
60313ebe 678static inline void perf_counter_fork(struct task_struct *tsk) { }
0d905bca 679static inline void perf_counter_init(void) { }
3f731ca6
PM
680static inline void perf_counter_task_migration(struct task_struct *task,
681 int cpu) { }
0793a61d
TG
682#endif
683
f3dfd265 684#endif /* __KERNEL__ */
0793a61d 685#endif /* _LINUX_PERF_COUNTER_H */