]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - include/linux/perf_event.h
perf: Fix time locking
[mirror_ubuntu-bionic-kernel.git] / include / linux / perf_event.h
CommitLineData
0793a61d 1/*
57c0c15b 2 * Performance events:
0793a61d 3 *
a308444c
IM
4 * Copyright (C) 2008-2009, Thomas Gleixner <tglx@linutronix.de>
5 * Copyright (C) 2008-2009, Red Hat, Inc., Ingo Molnar
6 * Copyright (C) 2008-2009, Red Hat, Inc., Peter Zijlstra
0793a61d 7 *
57c0c15b 8 * Data type definitions, declarations, prototypes.
0793a61d 9 *
a308444c 10 * Started by: Thomas Gleixner and Ingo Molnar
0793a61d 11 *
57c0c15b 12 * For licencing details see kernel-base/COPYING
0793a61d 13 */
cdd6c482
IM
14#ifndef _LINUX_PERF_EVENT_H
15#define _LINUX_PERF_EVENT_H
0793a61d 16
f3dfd265
PM
17#include <linux/types.h>
18#include <linux/ioctl.h>
9aaa131a 19#include <asm/byteorder.h>
0793a61d 20
24f1e32c
FW
21#ifdef CONFIG_HAVE_HW_BREAKPOINT
22#include <asm/hw_breakpoint.h>
23#endif
24
0793a61d 25/*
9f66a381
IM
26 * User-space ABI bits:
27 */
28
29/*
0d48696f 30 * attr.type
0793a61d 31 */
1c432d89 32enum perf_type_id {
a308444c
IM
33 PERF_TYPE_HARDWARE = 0,
34 PERF_TYPE_SOFTWARE = 1,
35 PERF_TYPE_TRACEPOINT = 2,
36 PERF_TYPE_HW_CACHE = 3,
37 PERF_TYPE_RAW = 4,
24f1e32c 38 PERF_TYPE_BREAKPOINT = 5,
b8e83514 39
a308444c 40 PERF_TYPE_MAX, /* non-ABI */
b8e83514 41};
6c594c21 42
b8e83514 43/*
cdd6c482
IM
44 * Generalized performance event event_id types, used by the
45 * attr.event_id parameter of the sys_perf_event_open()
a308444c 46 * syscall:
b8e83514 47 */
1c432d89 48enum perf_hw_id {
9f66a381 49 /*
b8e83514 50 * Common hardware events, generalized by the kernel:
9f66a381 51 */
f4dbfa8f
PZ
52 PERF_COUNT_HW_CPU_CYCLES = 0,
53 PERF_COUNT_HW_INSTRUCTIONS = 1,
54 PERF_COUNT_HW_CACHE_REFERENCES = 2,
55 PERF_COUNT_HW_CACHE_MISSES = 3,
56 PERF_COUNT_HW_BRANCH_INSTRUCTIONS = 4,
57 PERF_COUNT_HW_BRANCH_MISSES = 5,
58 PERF_COUNT_HW_BUS_CYCLES = 6,
59
a308444c 60 PERF_COUNT_HW_MAX, /* non-ABI */
b8e83514 61};
e077df4f 62
8326f44d 63/*
cdd6c482 64 * Generalized hardware cache events:
8326f44d 65 *
8be6e8f3 66 * { L1-D, L1-I, LLC, ITLB, DTLB, BPU } x
8326f44d
IM
67 * { read, write, prefetch } x
68 * { accesses, misses }
69 */
1c432d89 70enum perf_hw_cache_id {
a308444c
IM
71 PERF_COUNT_HW_CACHE_L1D = 0,
72 PERF_COUNT_HW_CACHE_L1I = 1,
73 PERF_COUNT_HW_CACHE_LL = 2,
74 PERF_COUNT_HW_CACHE_DTLB = 3,
75 PERF_COUNT_HW_CACHE_ITLB = 4,
76 PERF_COUNT_HW_CACHE_BPU = 5,
77
78 PERF_COUNT_HW_CACHE_MAX, /* non-ABI */
8326f44d
IM
79};
80
1c432d89 81enum perf_hw_cache_op_id {
a308444c
IM
82 PERF_COUNT_HW_CACHE_OP_READ = 0,
83 PERF_COUNT_HW_CACHE_OP_WRITE = 1,
84 PERF_COUNT_HW_CACHE_OP_PREFETCH = 2,
8326f44d 85
a308444c 86 PERF_COUNT_HW_CACHE_OP_MAX, /* non-ABI */
8326f44d
IM
87};
88
1c432d89
PZ
89enum perf_hw_cache_op_result_id {
90 PERF_COUNT_HW_CACHE_RESULT_ACCESS = 0,
91 PERF_COUNT_HW_CACHE_RESULT_MISS = 1,
8326f44d 92
a308444c 93 PERF_COUNT_HW_CACHE_RESULT_MAX, /* non-ABI */
8326f44d
IM
94};
95
b8e83514 96/*
cdd6c482
IM
97 * Special "software" events provided by the kernel, even if the hardware
98 * does not support performance events. These events measure various
b8e83514
PZ
99 * physical and sw events of the kernel (and allow the profiling of them as
100 * well):
101 */
1c432d89 102enum perf_sw_ids {
a308444c
IM
103 PERF_COUNT_SW_CPU_CLOCK = 0,
104 PERF_COUNT_SW_TASK_CLOCK = 1,
105 PERF_COUNT_SW_PAGE_FAULTS = 2,
106 PERF_COUNT_SW_CONTEXT_SWITCHES = 3,
107 PERF_COUNT_SW_CPU_MIGRATIONS = 4,
108 PERF_COUNT_SW_PAGE_FAULTS_MIN = 5,
109 PERF_COUNT_SW_PAGE_FAULTS_MAJ = 6,
f7d79860
AB
110 PERF_COUNT_SW_ALIGNMENT_FAULTS = 7,
111 PERF_COUNT_SW_EMULATION_FAULTS = 8,
a308444c
IM
112
113 PERF_COUNT_SW_MAX, /* non-ABI */
0793a61d
TG
114};
115
8a057d84 116/*
0d48696f 117 * Bits that can be set in attr.sample_type to request information
8a057d84
PZ
118 * in the overflow packets.
119 */
cdd6c482 120enum perf_event_sample_format {
a308444c
IM
121 PERF_SAMPLE_IP = 1U << 0,
122 PERF_SAMPLE_TID = 1U << 1,
123 PERF_SAMPLE_TIME = 1U << 2,
124 PERF_SAMPLE_ADDR = 1U << 3,
3dab77fb 125 PERF_SAMPLE_READ = 1U << 4,
a308444c
IM
126 PERF_SAMPLE_CALLCHAIN = 1U << 5,
127 PERF_SAMPLE_ID = 1U << 6,
128 PERF_SAMPLE_CPU = 1U << 7,
129 PERF_SAMPLE_PERIOD = 1U << 8,
7f453c24 130 PERF_SAMPLE_STREAM_ID = 1U << 9,
3a43ce68 131 PERF_SAMPLE_RAW = 1U << 10,
974802ea 132
f413cdb8 133 PERF_SAMPLE_MAX = 1U << 11, /* non-ABI */
8a057d84
PZ
134};
135
53cfbf59 136/*
cdd6c482 137 * The format of the data returned by read() on a perf event fd,
3dab77fb
PZ
138 * as specified by attr.read_format:
139 *
140 * struct read_format {
57c0c15b
IM
141 * { u64 value;
142 * { u64 time_enabled; } && PERF_FORMAT_ENABLED
143 * { u64 time_running; } && PERF_FORMAT_RUNNING
144 * { u64 id; } && PERF_FORMAT_ID
145 * } && !PERF_FORMAT_GROUP
3dab77fb 146 *
57c0c15b
IM
147 * { u64 nr;
148 * { u64 time_enabled; } && PERF_FORMAT_ENABLED
149 * { u64 time_running; } && PERF_FORMAT_RUNNING
150 * { u64 value;
151 * { u64 id; } && PERF_FORMAT_ID
152 * } cntr[nr];
153 * } && PERF_FORMAT_GROUP
3dab77fb 154 * };
53cfbf59 155 */
cdd6c482 156enum perf_event_read_format {
a308444c
IM
157 PERF_FORMAT_TOTAL_TIME_ENABLED = 1U << 0,
158 PERF_FORMAT_TOTAL_TIME_RUNNING = 1U << 1,
159 PERF_FORMAT_ID = 1U << 2,
3dab77fb 160 PERF_FORMAT_GROUP = 1U << 3,
974802ea 161
57c0c15b 162 PERF_FORMAT_MAX = 1U << 4, /* non-ABI */
53cfbf59
PM
163};
164
974802ea
PZ
165#define PERF_ATTR_SIZE_VER0 64 /* sizeof first published struct */
166
9f66a381 167/*
cdd6c482 168 * Hardware event_id to monitor via a performance monitoring event:
9f66a381 169 */
cdd6c482 170struct perf_event_attr {
974802ea 171
f4a2deb4 172 /*
a21ca2ca
IM
173 * Major type: hardware/software/tracepoint/etc.
174 */
175 __u32 type;
974802ea
PZ
176
177 /*
178 * Size of the attr structure, for fwd/bwd compat.
179 */
180 __u32 size;
a21ca2ca
IM
181
182 /*
183 * Type specific configuration information.
f4a2deb4
PZ
184 */
185 __u64 config;
9f66a381 186
60db5e09 187 union {
b23f3325
PZ
188 __u64 sample_period;
189 __u64 sample_freq;
60db5e09
PZ
190 };
191
b23f3325
PZ
192 __u64 sample_type;
193 __u64 read_format;
9f66a381 194
2743a5b0 195 __u64 disabled : 1, /* off by default */
0475f9ea
PM
196 inherit : 1, /* children inherit it */
197 pinned : 1, /* must always be on PMU */
198 exclusive : 1, /* only group on PMU */
199 exclude_user : 1, /* don't count user */
200 exclude_kernel : 1, /* ditto kernel */
201 exclude_hv : 1, /* ditto hypervisor */
2743a5b0 202 exclude_idle : 1, /* don't count when idle */
0a4a9391 203 mmap : 1, /* include mmap data */
8d1b2d93 204 comm : 1, /* include comm data */
60db5e09 205 freq : 1, /* use freq, not period */
bfbd3381 206 inherit_stat : 1, /* per task counts */
57e7986e 207 enable_on_exec : 1, /* next exec enables */
9f498cc5 208 task : 1, /* trace fork/exit */
2667de81 209 watermark : 1, /* wakeup_watermark */
0475f9ea 210
2667de81 211 __reserved_1 : 49;
2743a5b0 212
2667de81
PZ
213 union {
214 __u32 wakeup_events; /* wakeup every n events */
215 __u32 wakeup_watermark; /* bytes before wakeup */
216 };
24f1e32c
FW
217
218 union {
219 struct { /* Hardware breakpoint info */
220 __u64 bp_addr;
221 __u32 bp_type;
222 __u32 bp_len;
223 };
224 };
225
974802ea 226 __u32 __reserved_2;
9f66a381 227
974802ea 228 __u64 __reserved_3;
eab656ae
TG
229};
230
d859e29f 231/*
cdd6c482 232 * Ioctls that can be done on a perf event fd:
d859e29f 233 */
cdd6c482 234#define PERF_EVENT_IOC_ENABLE _IO ('$', 0)
57c0c15b
IM
235#define PERF_EVENT_IOC_DISABLE _IO ('$', 1)
236#define PERF_EVENT_IOC_REFRESH _IO ('$', 2)
cdd6c482 237#define PERF_EVENT_IOC_RESET _IO ('$', 3)
4c49b128 238#define PERF_EVENT_IOC_PERIOD _IOW('$', 4, __u64)
cdd6c482 239#define PERF_EVENT_IOC_SET_OUTPUT _IO ('$', 5)
6fb2915d 240#define PERF_EVENT_IOC_SET_FILTER _IOW('$', 6, char *)
cdd6c482
IM
241
242enum perf_event_ioc_flags {
3df5edad
PZ
243 PERF_IOC_FLAG_GROUP = 1U << 0,
244};
d859e29f 245
37d81828
PM
246/*
247 * Structure of the page that can be mapped via mmap
248 */
cdd6c482 249struct perf_event_mmap_page {
37d81828
PM
250 __u32 version; /* version number of this structure */
251 __u32 compat_version; /* lowest version this is compat with */
38ff667b
PZ
252
253 /*
cdd6c482 254 * Bits needed to read the hw events in user-space.
38ff667b 255 *
92f22a38
PZ
256 * u32 seq;
257 * s64 count;
38ff667b 258 *
a2e87d06
PZ
259 * do {
260 * seq = pc->lock;
38ff667b 261 *
a2e87d06
PZ
262 * barrier()
263 * if (pc->index) {
264 * count = pmc_read(pc->index - 1);
265 * count += pc->offset;
266 * } else
267 * goto regular_read;
38ff667b 268 *
a2e87d06
PZ
269 * barrier();
270 * } while (pc->lock != seq);
38ff667b 271 *
92f22a38
PZ
272 * NOTE: for obvious reason this only works on self-monitoring
273 * processes.
38ff667b 274 */
37d81828 275 __u32 lock; /* seqlock for synchronization */
cdd6c482
IM
276 __u32 index; /* hardware event identifier */
277 __s64 offset; /* add to hardware event value */
278 __u64 time_enabled; /* time event active */
279 __u64 time_running; /* time event on cpu */
7b732a75 280
41f95331
PZ
281 /*
282 * Hole for extension of the self monitor capabilities
283 */
284
7f8b4e4e 285 __u64 __reserved[123]; /* align to 1k */
41f95331 286
38ff667b
PZ
287 /*
288 * Control data for the mmap() data buffer.
289 *
43a21ea8
PZ
290 * User-space reading the @data_head value should issue an rmb(), on
291 * SMP capable platforms, after reading this value -- see
cdd6c482 292 * perf_event_wakeup().
43a21ea8
PZ
293 *
294 * When the mapping is PROT_WRITE the @data_tail value should be
295 * written by userspace to reflect the last read data. In this case
296 * the kernel will not over-write unread data.
38ff667b 297 */
8e3747c1 298 __u64 data_head; /* head in the data section */
43a21ea8 299 __u64 data_tail; /* user-space written tail */
37d81828
PM
300};
301
cdd6c482
IM
302#define PERF_RECORD_MISC_CPUMODE_MASK (3 << 0)
303#define PERF_RECORD_MISC_CPUMODE_UNKNOWN (0 << 0)
304#define PERF_RECORD_MISC_KERNEL (1 << 0)
305#define PERF_RECORD_MISC_USER (2 << 0)
306#define PERF_RECORD_MISC_HYPERVISOR (3 << 0)
6fab0192 307
5c148194
PZ
308struct perf_event_header {
309 __u32 type;
6fab0192
PZ
310 __u16 misc;
311 __u16 size;
5c148194
PZ
312};
313
314enum perf_event_type {
5ed00415 315
0c593b34
PZ
316 /*
317 * The MMAP events record the PROT_EXEC mappings so that we can
318 * correlate userspace IPs to code. They have the following structure:
319 *
320 * struct {
0127c3ea 321 * struct perf_event_header header;
0c593b34 322 *
0127c3ea
IM
323 * u32 pid, tid;
324 * u64 addr;
325 * u64 len;
326 * u64 pgoff;
327 * char filename[];
0c593b34
PZ
328 * };
329 */
cdd6c482 330 PERF_RECORD_MMAP = 1,
0a4a9391 331
43a21ea8
PZ
332 /*
333 * struct {
57c0c15b
IM
334 * struct perf_event_header header;
335 * u64 id;
336 * u64 lost;
43a21ea8
PZ
337 * };
338 */
cdd6c482 339 PERF_RECORD_LOST = 2,
43a21ea8 340
8d1b2d93
PZ
341 /*
342 * struct {
0127c3ea 343 * struct perf_event_header header;
8d1b2d93 344 *
0127c3ea
IM
345 * u32 pid, tid;
346 * char comm[];
8d1b2d93
PZ
347 * };
348 */
cdd6c482 349 PERF_RECORD_COMM = 3,
8d1b2d93 350
9f498cc5
PZ
351 /*
352 * struct {
353 * struct perf_event_header header;
354 * u32 pid, ppid;
355 * u32 tid, ptid;
393b2ad8 356 * u64 time;
9f498cc5
PZ
357 * };
358 */
cdd6c482 359 PERF_RECORD_EXIT = 4,
9f498cc5 360
26b119bc
PZ
361 /*
362 * struct {
0127c3ea
IM
363 * struct perf_event_header header;
364 * u64 time;
689802b2 365 * u64 id;
7f453c24 366 * u64 stream_id;
a78ac325
PZ
367 * };
368 */
cdd6c482
IM
369 PERF_RECORD_THROTTLE = 5,
370 PERF_RECORD_UNTHROTTLE = 6,
a78ac325 371
60313ebe
PZ
372 /*
373 * struct {
a21ca2ca
IM
374 * struct perf_event_header header;
375 * u32 pid, ppid;
9f498cc5 376 * u32 tid, ptid;
a6f10a2f 377 * u64 time;
60313ebe
PZ
378 * };
379 */
cdd6c482 380 PERF_RECORD_FORK = 7,
60313ebe 381
38b200d6
PZ
382 /*
383 * struct {
384 * struct perf_event_header header;
385 * u32 pid, tid;
3dab77fb
PZ
386 *
387 * struct read_format values;
38b200d6
PZ
388 * };
389 */
cdd6c482 390 PERF_RECORD_READ = 8,
38b200d6 391
8a057d84 392 /*
0c593b34 393 * struct {
0127c3ea 394 * struct perf_event_header header;
0c593b34 395 *
43a21ea8
PZ
396 * { u64 ip; } && PERF_SAMPLE_IP
397 * { u32 pid, tid; } && PERF_SAMPLE_TID
398 * { u64 time; } && PERF_SAMPLE_TIME
399 * { u64 addr; } && PERF_SAMPLE_ADDR
e6e18ec7 400 * { u64 id; } && PERF_SAMPLE_ID
7f453c24 401 * { u64 stream_id;} && PERF_SAMPLE_STREAM_ID
43a21ea8 402 * { u32 cpu, res; } && PERF_SAMPLE_CPU
57c0c15b 403 * { u64 period; } && PERF_SAMPLE_PERIOD
0c593b34 404 *
3dab77fb 405 * { struct read_format values; } && PERF_SAMPLE_READ
0c593b34 406 *
f9188e02 407 * { u64 nr,
43a21ea8 408 * u64 ips[nr]; } && PERF_SAMPLE_CALLCHAIN
3dab77fb 409 *
57c0c15b
IM
410 * #
411 * # The RAW record below is opaque data wrt the ABI
412 * #
413 * # That is, the ABI doesn't make any promises wrt to
414 * # the stability of its content, it may vary depending
415 * # on event, hardware, kernel version and phase of
416 * # the moon.
417 * #
418 * # In other words, PERF_SAMPLE_RAW contents are not an ABI.
419 * #
3dab77fb 420 *
a044560c
PZ
421 * { u32 size;
422 * char data[size];}&& PERF_SAMPLE_RAW
0c593b34 423 * };
8a057d84 424 */
cdd6c482 425 PERF_RECORD_SAMPLE = 9,
e6e18ec7 426
cdd6c482 427 PERF_RECORD_MAX, /* non-ABI */
5c148194
PZ
428};
429
f9188e02
PZ
430enum perf_callchain_context {
431 PERF_CONTEXT_HV = (__u64)-32,
432 PERF_CONTEXT_KERNEL = (__u64)-128,
433 PERF_CONTEXT_USER = (__u64)-512,
7522060c 434
f9188e02
PZ
435 PERF_CONTEXT_GUEST = (__u64)-2048,
436 PERF_CONTEXT_GUEST_KERNEL = (__u64)-2176,
437 PERF_CONTEXT_GUEST_USER = (__u64)-2560,
438
439 PERF_CONTEXT_MAX = (__u64)-4095,
7522060c
IM
440};
441
a4be7c27
PZ
442#define PERF_FLAG_FD_NO_GROUP (1U << 0)
443#define PERF_FLAG_FD_OUTPUT (1U << 1)
444
f3dfd265 445#ifdef __KERNEL__
9f66a381 446/*
f3dfd265 447 * Kernel-internal data types and definitions:
9f66a381
IM
448 */
449
cdd6c482
IM
450#ifdef CONFIG_PERF_EVENTS
451# include <asm/perf_event.h>
f3dfd265
PM
452#endif
453
454#include <linux/list.h>
455#include <linux/mutex.h>
456#include <linux/rculist.h>
457#include <linux/rcupdate.h>
458#include <linux/spinlock.h>
d6d020e9 459#include <linux/hrtimer.h>
3c446b3d 460#include <linux/fs.h>
709e50cf 461#include <linux/pid_namespace.h>
906010b2 462#include <linux/workqueue.h>
f3dfd265
PM
463#include <asm/atomic.h>
464
f9188e02
PZ
465#define PERF_MAX_STACK_DEPTH 255
466
467struct perf_callchain_entry {
468 __u64 nr;
469 __u64 ip[PERF_MAX_STACK_DEPTH];
470};
471
3a43ce68
FW
472struct perf_raw_record {
473 u32 size;
474 void *data;
f413cdb8
FW
475};
476
f3dfd265
PM
477struct task_struct;
478
0793a61d 479/**
cdd6c482 480 * struct hw_perf_event - performance event hardware details:
0793a61d 481 */
cdd6c482
IM
482struct hw_perf_event {
483#ifdef CONFIG_PERF_EVENTS
d6d020e9
PZ
484 union {
485 struct { /* hardware */
a308444c
IM
486 u64 config;
487 unsigned long config_base;
cdd6c482 488 unsigned long event_base;
a308444c 489 int idx;
d6d020e9 490 };
721a669b
SS
491 struct { /* software */
492 s64 remaining;
a308444c 493 struct hrtimer hrtimer;
d6d020e9 494 };
24f1e32c
FW
495#ifdef CONFIG_HAVE_HW_BREAKPOINT
496 union { /* breakpoint */
497 struct arch_hw_breakpoint info;
498 };
499#endif
d6d020e9 500 };
ee06094f 501 atomic64_t prev_count;
b23f3325 502 u64 sample_period;
9e350de3 503 u64 last_period;
ee06094f 504 atomic64_t period_left;
60db5e09 505 u64 interrupts;
6a24ed6c
PZ
506
507 u64 freq_count;
508 u64 freq_interrupts;
bd2b5b12 509 u64 freq_stamp;
ee06094f 510#endif
0793a61d
TG
511};
512
cdd6c482 513struct perf_event;
621a01ea
IM
514
515/**
4aeb0b42 516 * struct pmu - generic performance monitoring unit
621a01ea 517 */
4aeb0b42 518struct pmu {
cdd6c482
IM
519 int (*enable) (struct perf_event *event);
520 void (*disable) (struct perf_event *event);
521 void (*read) (struct perf_event *event);
522 void (*unthrottle) (struct perf_event *event);
621a01ea
IM
523};
524
6a930700 525/**
cdd6c482 526 * enum perf_event_active_state - the states of a event
6a930700 527 */
cdd6c482 528enum perf_event_active_state {
57c0c15b 529 PERF_EVENT_STATE_ERROR = -2,
cdd6c482
IM
530 PERF_EVENT_STATE_OFF = -1,
531 PERF_EVENT_STATE_INACTIVE = 0,
57c0c15b 532 PERF_EVENT_STATE_ACTIVE = 1,
6a930700
IM
533};
534
9b51f66d
IM
535struct file;
536
7b732a75
PZ
537struct perf_mmap_data {
538 struct rcu_head rcu_head;
906010b2
PZ
539#ifdef CONFIG_PERF_USE_VMALLOC
540 struct work_struct work;
541#endif
542 int data_order;
8740f941 543 int nr_pages; /* nr of data pages */
43a21ea8 544 int writable; /* are we writable */
c5078f78 545 int nr_locked; /* nr pages mlocked */
8740f941 546
c33a0bc4 547 atomic_t poll; /* POLL_ for wakeups */
cdd6c482 548 atomic_t events; /* event_id limit */
8740f941 549
8e3747c1
PZ
550 atomic_long_t head; /* write position */
551 atomic_long_t done_head; /* completed head */
552
c33a0bc4 553 atomic_t lock; /* concurrent writes */
c66de4a5 554 atomic_t wakeup; /* needs a wakeup */
43a21ea8 555 atomic_t lost; /* nr records lost */
c66de4a5 556
2667de81
PZ
557 long watermark; /* wakeup watermark */
558
57c0c15b 559 struct perf_event_mmap_page *user_page;
0127c3ea 560 void *data_pages[0];
7b732a75
PZ
561};
562
671dec5d
PZ
563struct perf_pending_entry {
564 struct perf_pending_entry *next;
565 void (*func)(struct perf_pending_entry *);
925d519a
PZ
566};
567
97eaf530
FW
568typedef void (*perf_callback_t)(struct perf_event *, void *);
569
453f19ee
PZ
570struct perf_sample_data;
571
0793a61d 572/**
cdd6c482 573 * struct perf_event - performance event kernel representation:
0793a61d 574 */
cdd6c482
IM
575struct perf_event {
576#ifdef CONFIG_PERF_EVENTS
65abc865 577 struct list_head group_entry;
592903cd 578 struct list_head event_entry;
04289bb9 579 struct list_head sibling_list;
0127c3ea 580 int nr_siblings;
cdd6c482
IM
581 struct perf_event *group_leader;
582 struct perf_event *output;
4aeb0b42 583 const struct pmu *pmu;
04289bb9 584
cdd6c482 585 enum perf_event_active_state state;
0793a61d 586 atomic64_t count;
ee06094f 587
53cfbf59 588 /*
cdd6c482 589 * These are the total time in nanoseconds that the event
53cfbf59 590 * has been enabled (i.e. eligible to run, and the task has
cdd6c482 591 * been scheduled in, if this is a per-task event)
53cfbf59
PM
592 * and running (scheduled onto the CPU), respectively.
593 *
594 * They are computed from tstamp_enabled, tstamp_running and
cdd6c482 595 * tstamp_stopped when the event is in INACTIVE or ACTIVE state.
53cfbf59
PM
596 */
597 u64 total_time_enabled;
598 u64 total_time_running;
599
600 /*
601 * These are timestamps used for computing total_time_enabled
cdd6c482 602 * and total_time_running when the event is in INACTIVE or
53cfbf59
PM
603 * ACTIVE state, measured in nanoseconds from an arbitrary point
604 * in time.
cdd6c482
IM
605 * tstamp_enabled: the notional time when the event was enabled
606 * tstamp_running: the notional time when the event was scheduled on
53cfbf59 607 * tstamp_stopped: in INACTIVE state, the notional time when the
cdd6c482 608 * event was scheduled off.
53cfbf59
PM
609 */
610 u64 tstamp_enabled;
611 u64 tstamp_running;
612 u64 tstamp_stopped;
613
24f1e32c 614 struct perf_event_attr attr;
cdd6c482 615 struct hw_perf_event hw;
0793a61d 616
cdd6c482 617 struct perf_event_context *ctx;
9b51f66d 618 struct file *filp;
0793a61d 619
53cfbf59
PM
620 /*
621 * These accumulate total time (in nanoseconds) that children
cdd6c482 622 * events have been enabled and running, respectively.
53cfbf59
PM
623 */
624 atomic64_t child_total_time_enabled;
625 atomic64_t child_total_time_running;
626
0793a61d 627 /*
d859e29f 628 * Protect attach/detach and child_list:
0793a61d 629 */
fccc714b
PZ
630 struct mutex child_mutex;
631 struct list_head child_list;
cdd6c482 632 struct perf_event *parent;
0793a61d
TG
633
634 int oncpu;
635 int cpu;
636
082ff5a2
PZ
637 struct list_head owner_entry;
638 struct task_struct *owner;
639
7b732a75
PZ
640 /* mmap bits */
641 struct mutex mmap_mutex;
642 atomic_t mmap_count;
643 struct perf_mmap_data *data;
37d81828 644
7b732a75 645 /* poll related */
0793a61d 646 wait_queue_head_t waitq;
3c446b3d 647 struct fasync_struct *fasync;
79f14641
PZ
648
649 /* delayed work for NMIs and such */
650 int pending_wakeup;
4c9e2542 651 int pending_kill;
79f14641 652 int pending_disable;
671dec5d 653 struct perf_pending_entry pending;
592903cd 654
79f14641
PZ
655 atomic_t event_limit;
656
cdd6c482 657 void (*destroy)(struct perf_event *);
592903cd 658 struct rcu_head rcu_head;
709e50cf
PZ
659
660 struct pid_namespace *ns;
8e5799b1 661 u64 id;
6fb2915d 662
453f19ee
PZ
663 void (*overflow_handler)(struct perf_event *event,
664 int nmi, struct perf_sample_data *data,
665 struct pt_regs *regs);
666
6fb2915d
LZ
667#ifdef CONFIG_EVENT_PROFILE
668 struct event_filter *filter;
ee06094f 669#endif
6fb2915d 670
97eaf530
FW
671 perf_callback_t callback;
672
24f1e32c
FW
673 perf_callback_t event_callback;
674
6fb2915d 675#endif /* CONFIG_PERF_EVENTS */
0793a61d
TG
676};
677
678/**
cdd6c482 679 * struct perf_event_context - event context structure
0793a61d 680 *
cdd6c482 681 * Used as a container for task events and CPU events as well:
0793a61d 682 */
cdd6c482 683struct perf_event_context {
0793a61d 684 /*
cdd6c482 685 * Protect the states of the events in the list,
d859e29f 686 * nr_active, and the list:
0793a61d 687 */
a308444c 688 spinlock_t lock;
d859e29f 689 /*
cdd6c482 690 * Protect the list of events. Locking either mutex or lock
d859e29f
PM
691 * is sufficient to ensure the list doesn't change; to change
692 * the list you need to lock both the mutex and the spinlock.
693 */
a308444c 694 struct mutex mutex;
04289bb9 695
65abc865 696 struct list_head group_list;
a308444c 697 struct list_head event_list;
cdd6c482 698 int nr_events;
a308444c
IM
699 int nr_active;
700 int is_active;
bfbd3381 701 int nr_stat;
a308444c
IM
702 atomic_t refcount;
703 struct task_struct *task;
53cfbf59
PM
704
705 /*
4af4998b 706 * Context clock, runs when context enabled.
53cfbf59 707 */
a308444c
IM
708 u64 time;
709 u64 timestamp;
564c2b21
PM
710
711 /*
712 * These fields let us detect when two contexts have both
713 * been cloned (inherited) from a common ancestor.
714 */
cdd6c482 715 struct perf_event_context *parent_ctx;
a308444c
IM
716 u64 parent_gen;
717 u64 generation;
718 int pin_count;
719 struct rcu_head rcu_head;
0793a61d
TG
720};
721
722/**
cdd6c482 723 * struct perf_event_cpu_context - per cpu event context structure
0793a61d
TG
724 */
725struct perf_cpu_context {
cdd6c482
IM
726 struct perf_event_context ctx;
727 struct perf_event_context *task_ctx;
0793a61d
TG
728 int active_oncpu;
729 int max_pertask;
3b6f9e5c 730 int exclusive;
96f6d444
PZ
731
732 /*
733 * Recursion avoidance:
734 *
735 * task, softirq, irq, nmi context
736 */
22a4f650 737 int recursion[4];
0793a61d
TG
738};
739
5622f295 740struct perf_output_handle {
57c0c15b
IM
741 struct perf_event *event;
742 struct perf_mmap_data *data;
743 unsigned long head;
744 unsigned long offset;
745 int nmi;
746 int sample;
747 int locked;
5622f295
MM
748};
749
cdd6c482 750#ifdef CONFIG_PERF_EVENTS
829b42dd 751
0793a61d
TG
752/*
753 * Set by architecture code:
754 */
cdd6c482 755extern int perf_max_events;
0793a61d 756
cdd6c482 757extern const struct pmu *hw_perf_event_init(struct perf_event *event);
621a01ea 758
cdd6c482
IM
759extern void perf_event_task_sched_in(struct task_struct *task, int cpu);
760extern void perf_event_task_sched_out(struct task_struct *task,
564c2b21 761 struct task_struct *next, int cpu);
cdd6c482
IM
762extern void perf_event_task_tick(struct task_struct *task, int cpu);
763extern int perf_event_init_task(struct task_struct *child);
764extern void perf_event_exit_task(struct task_struct *child);
765extern void perf_event_free_task(struct task_struct *task);
766extern void set_perf_event_pending(void);
767extern void perf_event_do_pending(void);
768extern void perf_event_print_debug(void);
9e35ad38
PZ
769extern void __perf_disable(void);
770extern bool __perf_enable(void);
771extern void perf_disable(void);
772extern void perf_enable(void);
cdd6c482
IM
773extern int perf_event_task_disable(void);
774extern int perf_event_task_enable(void);
775extern int hw_perf_group_sched_in(struct perf_event *group_leader,
3cbed429 776 struct perf_cpu_context *cpuctx,
cdd6c482
IM
777 struct perf_event_context *ctx, int cpu);
778extern void perf_event_update_userpage(struct perf_event *event);
fb0459d7
AV
779extern int perf_event_release_kernel(struct perf_event *event);
780extern struct perf_event *
781perf_event_create_kernel_counter(struct perf_event_attr *attr,
782 int cpu,
97eaf530
FW
783 pid_t pid,
784 perf_callback_t callback);
fb0459d7 785extern u64 perf_event_read_value(struct perf_event *event);
5c92d124 786
df1a132b 787struct perf_sample_data {
5622f295
MM
788 u64 type;
789
790 u64 ip;
791 struct {
792 u32 pid;
793 u32 tid;
794 } tid_entry;
795 u64 time;
a308444c 796 u64 addr;
5622f295
MM
797 u64 id;
798 u64 stream_id;
799 struct {
800 u32 cpu;
801 u32 reserved;
802 } cpu_entry;
a308444c 803 u64 period;
5622f295 804 struct perf_callchain_entry *callchain;
3a43ce68 805 struct perf_raw_record *raw;
df1a132b
PZ
806};
807
5622f295
MM
808extern void perf_output_sample(struct perf_output_handle *handle,
809 struct perf_event_header *header,
810 struct perf_sample_data *data,
cdd6c482 811 struct perf_event *event);
5622f295
MM
812extern void perf_prepare_sample(struct perf_event_header *header,
813 struct perf_sample_data *data,
cdd6c482 814 struct perf_event *event,
5622f295
MM
815 struct pt_regs *regs);
816
cdd6c482 817extern int perf_event_overflow(struct perf_event *event, int nmi,
5622f295
MM
818 struct perf_sample_data *data,
819 struct pt_regs *regs);
df1a132b 820
3b6f9e5c 821/*
cdd6c482 822 * Return 1 for a software event, 0 for a hardware event
3b6f9e5c 823 */
cdd6c482 824static inline int is_software_event(struct perf_event *event)
3b6f9e5c 825{
cdd6c482
IM
826 return (event->attr.type != PERF_TYPE_RAW) &&
827 (event->attr.type != PERF_TYPE_HARDWARE) &&
828 (event->attr.type != PERF_TYPE_HW_CACHE);
3b6f9e5c
PM
829}
830
cdd6c482 831extern atomic_t perf_swevent_enabled[PERF_COUNT_SW_MAX];
f29ac756 832
cdd6c482 833extern void __perf_sw_event(u32, u64, int, struct pt_regs *, u64);
f29ac756
PZ
834
835static inline void
cdd6c482 836perf_sw_event(u32 event_id, u64 nr, int nmi, struct pt_regs *regs, u64 addr)
f29ac756 837{
cdd6c482
IM
838 if (atomic_read(&perf_swevent_enabled[event_id]))
839 __perf_sw_event(event_id, nr, nmi, regs, addr);
f29ac756 840}
15dbf27c 841
cdd6c482 842extern void __perf_event_mmap(struct vm_area_struct *vma);
089dd79d 843
cdd6c482 844static inline void perf_event_mmap(struct vm_area_struct *vma)
089dd79d
PZ
845{
846 if (vma->vm_flags & VM_EXEC)
cdd6c482 847 __perf_event_mmap(vma);
089dd79d 848}
0a4a9391 849
cdd6c482
IM
850extern void perf_event_comm(struct task_struct *tsk);
851extern void perf_event_fork(struct task_struct *tsk);
8d1b2d93 852
394ee076
PZ
853extern struct perf_callchain_entry *perf_callchain(struct pt_regs *regs);
854
cdd6c482
IM
855extern int sysctl_perf_event_paranoid;
856extern int sysctl_perf_event_mlock;
857extern int sysctl_perf_event_sample_rate;
1ccd1549 858
cdd6c482
IM
859extern void perf_event_init(void);
860extern void perf_tp_event(int event_id, u64 addr, u64 count,
f4b5ffcc 861 void *record, int entry_size);
24f1e32c 862extern void perf_bp_event(struct perf_event *event, void *data);
0d905bca 863
9d23a90a 864#ifndef perf_misc_flags
cdd6c482
IM
865#define perf_misc_flags(regs) (user_mode(regs) ? PERF_RECORD_MISC_USER : \
866 PERF_RECORD_MISC_KERNEL)
9d23a90a
PM
867#define perf_instruction_pointer(regs) instruction_pointer(regs)
868#endif
869
5622f295 870extern int perf_output_begin(struct perf_output_handle *handle,
cdd6c482 871 struct perf_event *event, unsigned int size,
5622f295
MM
872 int nmi, int sample);
873extern void perf_output_end(struct perf_output_handle *handle);
874extern void perf_output_copy(struct perf_output_handle *handle,
875 const void *buf, unsigned int len);
0793a61d
TG
876#else
877static inline void
cdd6c482 878perf_event_task_sched_in(struct task_struct *task, int cpu) { }
0793a61d 879static inline void
cdd6c482 880perf_event_task_sched_out(struct task_struct *task,
910431c7 881 struct task_struct *next, int cpu) { }
0793a61d 882static inline void
57c0c15b 883perf_event_task_tick(struct task_struct *task, int cpu) { }
cdd6c482
IM
884static inline int perf_event_init_task(struct task_struct *child) { return 0; }
885static inline void perf_event_exit_task(struct task_struct *child) { }
886static inline void perf_event_free_task(struct task_struct *task) { }
57c0c15b
IM
887static inline void perf_event_do_pending(void) { }
888static inline void perf_event_print_debug(void) { }
9e35ad38
PZ
889static inline void perf_disable(void) { }
890static inline void perf_enable(void) { }
57c0c15b
IM
891static inline int perf_event_task_disable(void) { return -EINVAL; }
892static inline int perf_event_task_enable(void) { return -EINVAL; }
15dbf27c 893
925d519a 894static inline void
cdd6c482 895perf_sw_event(u32 event_id, u64 nr, int nmi,
78f13e95 896 struct pt_regs *regs, u64 addr) { }
24f1e32c
FW
897static inline void
898perf_bp_event(struct perf_event *event, void *data) { }
0a4a9391 899
57c0c15b 900static inline void perf_event_mmap(struct vm_area_struct *vma) { }
cdd6c482
IM
901static inline void perf_event_comm(struct task_struct *tsk) { }
902static inline void perf_event_fork(struct task_struct *tsk) { }
903static inline void perf_event_init(void) { }
5622f295 904
0793a61d
TG
905#endif
906
5622f295
MM
907#define perf_output_put(handle, x) \
908 perf_output_copy((handle), &(x), sizeof(x))
909
f3dfd265 910#endif /* __KERNEL__ */
cdd6c482 911#endif /* _LINUX_PERF_EVENT_H */