]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - include/linux/perf_event.h
perf: Dynamic pmu types
[mirror_ubuntu-hirsute-kernel.git] / include / linux / perf_event.h
CommitLineData
0793a61d 1/*
57c0c15b 2 * Performance events:
0793a61d 3 *
a308444c
IM
4 * Copyright (C) 2008-2009, Thomas Gleixner <tglx@linutronix.de>
5 * Copyright (C) 2008-2009, Red Hat, Inc., Ingo Molnar
6 * Copyright (C) 2008-2009, Red Hat, Inc., Peter Zijlstra
0793a61d 7 *
57c0c15b 8 * Data type definitions, declarations, prototypes.
0793a61d 9 *
a308444c 10 * Started by: Thomas Gleixner and Ingo Molnar
0793a61d 11 *
57c0c15b 12 * For licencing details see kernel-base/COPYING
0793a61d 13 */
cdd6c482
IM
14#ifndef _LINUX_PERF_EVENT_H
15#define _LINUX_PERF_EVENT_H
0793a61d 16
f3dfd265
PM
17#include <linux/types.h>
18#include <linux/ioctl.h>
9aaa131a 19#include <asm/byteorder.h>
0793a61d
TG
20
21/*
9f66a381
IM
22 * User-space ABI bits:
23 */
24
25/*
0d48696f 26 * attr.type
0793a61d 27 */
1c432d89 28enum perf_type_id {
a308444c
IM
29 PERF_TYPE_HARDWARE = 0,
30 PERF_TYPE_SOFTWARE = 1,
31 PERF_TYPE_TRACEPOINT = 2,
32 PERF_TYPE_HW_CACHE = 3,
33 PERF_TYPE_RAW = 4,
24f1e32c 34 PERF_TYPE_BREAKPOINT = 5,
b8e83514 35
a308444c 36 PERF_TYPE_MAX, /* non-ABI */
b8e83514 37};
6c594c21 38
b8e83514 39/*
cdd6c482
IM
40 * Generalized performance event event_id types, used by the
41 * attr.event_id parameter of the sys_perf_event_open()
a308444c 42 * syscall:
b8e83514 43 */
1c432d89 44enum perf_hw_id {
9f66a381 45 /*
b8e83514 46 * Common hardware events, generalized by the kernel:
9f66a381 47 */
f4dbfa8f
PZ
48 PERF_COUNT_HW_CPU_CYCLES = 0,
49 PERF_COUNT_HW_INSTRUCTIONS = 1,
50 PERF_COUNT_HW_CACHE_REFERENCES = 2,
51 PERF_COUNT_HW_CACHE_MISSES = 3,
52 PERF_COUNT_HW_BRANCH_INSTRUCTIONS = 4,
53 PERF_COUNT_HW_BRANCH_MISSES = 5,
54 PERF_COUNT_HW_BUS_CYCLES = 6,
55
a308444c 56 PERF_COUNT_HW_MAX, /* non-ABI */
b8e83514 57};
e077df4f 58
8326f44d 59/*
cdd6c482 60 * Generalized hardware cache events:
8326f44d 61 *
8be6e8f3 62 * { L1-D, L1-I, LLC, ITLB, DTLB, BPU } x
8326f44d
IM
63 * { read, write, prefetch } x
64 * { accesses, misses }
65 */
1c432d89 66enum perf_hw_cache_id {
a308444c
IM
67 PERF_COUNT_HW_CACHE_L1D = 0,
68 PERF_COUNT_HW_CACHE_L1I = 1,
69 PERF_COUNT_HW_CACHE_LL = 2,
70 PERF_COUNT_HW_CACHE_DTLB = 3,
71 PERF_COUNT_HW_CACHE_ITLB = 4,
72 PERF_COUNT_HW_CACHE_BPU = 5,
73
74 PERF_COUNT_HW_CACHE_MAX, /* non-ABI */
8326f44d
IM
75};
76
1c432d89 77enum perf_hw_cache_op_id {
a308444c
IM
78 PERF_COUNT_HW_CACHE_OP_READ = 0,
79 PERF_COUNT_HW_CACHE_OP_WRITE = 1,
80 PERF_COUNT_HW_CACHE_OP_PREFETCH = 2,
8326f44d 81
a308444c 82 PERF_COUNT_HW_CACHE_OP_MAX, /* non-ABI */
8326f44d
IM
83};
84
1c432d89
PZ
85enum perf_hw_cache_op_result_id {
86 PERF_COUNT_HW_CACHE_RESULT_ACCESS = 0,
87 PERF_COUNT_HW_CACHE_RESULT_MISS = 1,
8326f44d 88
a308444c 89 PERF_COUNT_HW_CACHE_RESULT_MAX, /* non-ABI */
8326f44d
IM
90};
91
b8e83514 92/*
cdd6c482
IM
93 * Special "software" events provided by the kernel, even if the hardware
94 * does not support performance events. These events measure various
b8e83514
PZ
95 * physical and sw events of the kernel (and allow the profiling of them as
96 * well):
97 */
1c432d89 98enum perf_sw_ids {
a308444c
IM
99 PERF_COUNT_SW_CPU_CLOCK = 0,
100 PERF_COUNT_SW_TASK_CLOCK = 1,
101 PERF_COUNT_SW_PAGE_FAULTS = 2,
102 PERF_COUNT_SW_CONTEXT_SWITCHES = 3,
103 PERF_COUNT_SW_CPU_MIGRATIONS = 4,
104 PERF_COUNT_SW_PAGE_FAULTS_MIN = 5,
105 PERF_COUNT_SW_PAGE_FAULTS_MAJ = 6,
f7d79860
AB
106 PERF_COUNT_SW_ALIGNMENT_FAULTS = 7,
107 PERF_COUNT_SW_EMULATION_FAULTS = 8,
a308444c
IM
108
109 PERF_COUNT_SW_MAX, /* non-ABI */
0793a61d
TG
110};
111
8a057d84 112/*
0d48696f 113 * Bits that can be set in attr.sample_type to request information
8a057d84
PZ
114 * in the overflow packets.
115 */
cdd6c482 116enum perf_event_sample_format {
a308444c
IM
117 PERF_SAMPLE_IP = 1U << 0,
118 PERF_SAMPLE_TID = 1U << 1,
119 PERF_SAMPLE_TIME = 1U << 2,
120 PERF_SAMPLE_ADDR = 1U << 3,
3dab77fb 121 PERF_SAMPLE_READ = 1U << 4,
a308444c
IM
122 PERF_SAMPLE_CALLCHAIN = 1U << 5,
123 PERF_SAMPLE_ID = 1U << 6,
124 PERF_SAMPLE_CPU = 1U << 7,
125 PERF_SAMPLE_PERIOD = 1U << 8,
7f453c24 126 PERF_SAMPLE_STREAM_ID = 1U << 9,
3a43ce68 127 PERF_SAMPLE_RAW = 1U << 10,
974802ea 128
f413cdb8 129 PERF_SAMPLE_MAX = 1U << 11, /* non-ABI */
8a057d84
PZ
130};
131
53cfbf59 132/*
cdd6c482 133 * The format of the data returned by read() on a perf event fd,
3dab77fb
PZ
134 * as specified by attr.read_format:
135 *
136 * struct read_format {
57c0c15b
IM
137 * { u64 value;
138 * { u64 time_enabled; } && PERF_FORMAT_ENABLED
139 * { u64 time_running; } && PERF_FORMAT_RUNNING
140 * { u64 id; } && PERF_FORMAT_ID
141 * } && !PERF_FORMAT_GROUP
3dab77fb 142 *
57c0c15b
IM
143 * { u64 nr;
144 * { u64 time_enabled; } && PERF_FORMAT_ENABLED
145 * { u64 time_running; } && PERF_FORMAT_RUNNING
146 * { u64 value;
147 * { u64 id; } && PERF_FORMAT_ID
148 * } cntr[nr];
149 * } && PERF_FORMAT_GROUP
3dab77fb 150 * };
53cfbf59 151 */
cdd6c482 152enum perf_event_read_format {
a308444c
IM
153 PERF_FORMAT_TOTAL_TIME_ENABLED = 1U << 0,
154 PERF_FORMAT_TOTAL_TIME_RUNNING = 1U << 1,
155 PERF_FORMAT_ID = 1U << 2,
3dab77fb 156 PERF_FORMAT_GROUP = 1U << 3,
974802ea 157
57c0c15b 158 PERF_FORMAT_MAX = 1U << 4, /* non-ABI */
53cfbf59
PM
159};
160
974802ea
PZ
161#define PERF_ATTR_SIZE_VER0 64 /* sizeof first published struct */
162
9f66a381 163/*
cdd6c482 164 * Hardware event_id to monitor via a performance monitoring event:
9f66a381 165 */
cdd6c482 166struct perf_event_attr {
974802ea 167
f4a2deb4 168 /*
a21ca2ca
IM
169 * Major type: hardware/software/tracepoint/etc.
170 */
171 __u32 type;
974802ea
PZ
172
173 /*
174 * Size of the attr structure, for fwd/bwd compat.
175 */
176 __u32 size;
a21ca2ca
IM
177
178 /*
179 * Type specific configuration information.
f4a2deb4
PZ
180 */
181 __u64 config;
9f66a381 182
60db5e09 183 union {
b23f3325
PZ
184 __u64 sample_period;
185 __u64 sample_freq;
60db5e09
PZ
186 };
187
b23f3325
PZ
188 __u64 sample_type;
189 __u64 read_format;
9f66a381 190
2743a5b0 191 __u64 disabled : 1, /* off by default */
0475f9ea
PM
192 inherit : 1, /* children inherit it */
193 pinned : 1, /* must always be on PMU */
194 exclusive : 1, /* only group on PMU */
195 exclude_user : 1, /* don't count user */
196 exclude_kernel : 1, /* ditto kernel */
197 exclude_hv : 1, /* ditto hypervisor */
2743a5b0 198 exclude_idle : 1, /* don't count when idle */
0a4a9391 199 mmap : 1, /* include mmap data */
8d1b2d93 200 comm : 1, /* include comm data */
60db5e09 201 freq : 1, /* use freq, not period */
bfbd3381 202 inherit_stat : 1, /* per task counts */
57e7986e 203 enable_on_exec : 1, /* next exec enables */
9f498cc5 204 task : 1, /* trace fork/exit */
2667de81 205 watermark : 1, /* wakeup_watermark */
ab608344
PZ
206 /*
207 * precise_ip:
208 *
209 * 0 - SAMPLE_IP can have arbitrary skid
210 * 1 - SAMPLE_IP must have constant skid
211 * 2 - SAMPLE_IP requested to have 0 skid
212 * 3 - SAMPLE_IP must have 0 skid
213 *
214 * See also PERF_RECORD_MISC_EXACT_IP
215 */
216 precise_ip : 2, /* skid constraint */
3af9e859 217 mmap_data : 1, /* non-exec mmap data */
c980d109 218 sample_id_all : 1, /* sample_type all events */
ab608344 219
c980d109 220 __reserved_1 : 45;
2743a5b0 221
2667de81
PZ
222 union {
223 __u32 wakeup_events; /* wakeup every n events */
224 __u32 wakeup_watermark; /* bytes before wakeup */
225 };
24f1e32c 226
f13c12c6 227 __u32 bp_type;
cd757645
MS
228 __u64 bp_addr;
229 __u64 bp_len;
eab656ae
TG
230};
231
d859e29f 232/*
cdd6c482 233 * Ioctls that can be done on a perf event fd:
d859e29f 234 */
cdd6c482 235#define PERF_EVENT_IOC_ENABLE _IO ('$', 0)
57c0c15b
IM
236#define PERF_EVENT_IOC_DISABLE _IO ('$', 1)
237#define PERF_EVENT_IOC_REFRESH _IO ('$', 2)
cdd6c482 238#define PERF_EVENT_IOC_RESET _IO ('$', 3)
4c49b128 239#define PERF_EVENT_IOC_PERIOD _IOW('$', 4, __u64)
cdd6c482 240#define PERF_EVENT_IOC_SET_OUTPUT _IO ('$', 5)
6fb2915d 241#define PERF_EVENT_IOC_SET_FILTER _IOW('$', 6, char *)
cdd6c482
IM
242
243enum perf_event_ioc_flags {
3df5edad
PZ
244 PERF_IOC_FLAG_GROUP = 1U << 0,
245};
d859e29f 246
37d81828
PM
247/*
248 * Structure of the page that can be mapped via mmap
249 */
cdd6c482 250struct perf_event_mmap_page {
37d81828
PM
251 __u32 version; /* version number of this structure */
252 __u32 compat_version; /* lowest version this is compat with */
38ff667b
PZ
253
254 /*
cdd6c482 255 * Bits needed to read the hw events in user-space.
38ff667b 256 *
92f22a38
PZ
257 * u32 seq;
258 * s64 count;
38ff667b 259 *
a2e87d06
PZ
260 * do {
261 * seq = pc->lock;
38ff667b 262 *
a2e87d06
PZ
263 * barrier()
264 * if (pc->index) {
265 * count = pmc_read(pc->index - 1);
266 * count += pc->offset;
267 * } else
268 * goto regular_read;
38ff667b 269 *
a2e87d06
PZ
270 * barrier();
271 * } while (pc->lock != seq);
38ff667b 272 *
92f22a38
PZ
273 * NOTE: for obvious reason this only works on self-monitoring
274 * processes.
38ff667b 275 */
37d81828 276 __u32 lock; /* seqlock for synchronization */
cdd6c482
IM
277 __u32 index; /* hardware event identifier */
278 __s64 offset; /* add to hardware event value */
279 __u64 time_enabled; /* time event active */
280 __u64 time_running; /* time event on cpu */
7b732a75 281
41f95331
PZ
282 /*
283 * Hole for extension of the self monitor capabilities
284 */
285
7f8b4e4e 286 __u64 __reserved[123]; /* align to 1k */
41f95331 287
38ff667b
PZ
288 /*
289 * Control data for the mmap() data buffer.
290 *
43a21ea8
PZ
291 * User-space reading the @data_head value should issue an rmb(), on
292 * SMP capable platforms, after reading this value -- see
cdd6c482 293 * perf_event_wakeup().
43a21ea8
PZ
294 *
295 * When the mapping is PROT_WRITE the @data_tail value should be
296 * written by userspace to reflect the last read data. In this case
297 * the kernel will not over-write unread data.
38ff667b 298 */
8e3747c1 299 __u64 data_head; /* head in the data section */
43a21ea8 300 __u64 data_tail; /* user-space written tail */
37d81828
PM
301};
302
39447b38 303#define PERF_RECORD_MISC_CPUMODE_MASK (7 << 0)
184f412c 304#define PERF_RECORD_MISC_CPUMODE_UNKNOWN (0 << 0)
cdd6c482
IM
305#define PERF_RECORD_MISC_KERNEL (1 << 0)
306#define PERF_RECORD_MISC_USER (2 << 0)
307#define PERF_RECORD_MISC_HYPERVISOR (3 << 0)
39447b38
ZY
308#define PERF_RECORD_MISC_GUEST_KERNEL (4 << 0)
309#define PERF_RECORD_MISC_GUEST_USER (5 << 0)
6fab0192 310
ab608344
PZ
311/*
312 * Indicates that the content of PERF_SAMPLE_IP points to
313 * the actual instruction that triggered the event. See also
314 * perf_event_attr::precise_ip.
315 */
316#define PERF_RECORD_MISC_EXACT_IP (1 << 14)
ef21f683
PZ
317/*
318 * Reserve the last bit to indicate some extended misc field
319 */
320#define PERF_RECORD_MISC_EXT_RESERVED (1 << 15)
321
5c148194
PZ
322struct perf_event_header {
323 __u32 type;
6fab0192
PZ
324 __u16 misc;
325 __u16 size;
5c148194
PZ
326};
327
328enum perf_event_type {
5ed00415 329
0c593b34 330 /*
c980d109
ACM
331 * If perf_event_attr.sample_id_all is set then all event types will
332 * have the sample_type selected fields related to where/when
333 * (identity) an event took place (TID, TIME, ID, CPU, STREAM_ID)
334 * described in PERF_RECORD_SAMPLE below, it will be stashed just after
335 * the perf_event_header and the fields already present for the existing
336 * fields, i.e. at the end of the payload. That way a newer perf.data
337 * file will be supported by older perf tools, with these new optional
338 * fields being ignored.
339 *
0c593b34
PZ
340 * The MMAP events record the PROT_EXEC mappings so that we can
341 * correlate userspace IPs to code. They have the following structure:
342 *
343 * struct {
0127c3ea 344 * struct perf_event_header header;
0c593b34 345 *
0127c3ea
IM
346 * u32 pid, tid;
347 * u64 addr;
348 * u64 len;
349 * u64 pgoff;
350 * char filename[];
0c593b34
PZ
351 * };
352 */
cdd6c482 353 PERF_RECORD_MMAP = 1,
0a4a9391 354
43a21ea8
PZ
355 /*
356 * struct {
57c0c15b
IM
357 * struct perf_event_header header;
358 * u64 id;
359 * u64 lost;
43a21ea8
PZ
360 * };
361 */
cdd6c482 362 PERF_RECORD_LOST = 2,
43a21ea8 363
8d1b2d93
PZ
364 /*
365 * struct {
0127c3ea 366 * struct perf_event_header header;
8d1b2d93 367 *
0127c3ea
IM
368 * u32 pid, tid;
369 * char comm[];
8d1b2d93
PZ
370 * };
371 */
cdd6c482 372 PERF_RECORD_COMM = 3,
8d1b2d93 373
9f498cc5
PZ
374 /*
375 * struct {
376 * struct perf_event_header header;
377 * u32 pid, ppid;
378 * u32 tid, ptid;
393b2ad8 379 * u64 time;
9f498cc5
PZ
380 * };
381 */
cdd6c482 382 PERF_RECORD_EXIT = 4,
9f498cc5 383
26b119bc
PZ
384 /*
385 * struct {
0127c3ea
IM
386 * struct perf_event_header header;
387 * u64 time;
689802b2 388 * u64 id;
7f453c24 389 * u64 stream_id;
a78ac325
PZ
390 * };
391 */
184f412c
IM
392 PERF_RECORD_THROTTLE = 5,
393 PERF_RECORD_UNTHROTTLE = 6,
a78ac325 394
60313ebe
PZ
395 /*
396 * struct {
a21ca2ca
IM
397 * struct perf_event_header header;
398 * u32 pid, ppid;
9f498cc5 399 * u32 tid, ptid;
a6f10a2f 400 * u64 time;
60313ebe
PZ
401 * };
402 */
cdd6c482 403 PERF_RECORD_FORK = 7,
60313ebe 404
38b200d6
PZ
405 /*
406 * struct {
184f412c
IM
407 * struct perf_event_header header;
408 * u32 pid, tid;
3dab77fb 409 *
184f412c 410 * struct read_format values;
38b200d6
PZ
411 * };
412 */
cdd6c482 413 PERF_RECORD_READ = 8,
38b200d6 414
8a057d84 415 /*
0c593b34 416 * struct {
0127c3ea 417 * struct perf_event_header header;
0c593b34 418 *
43a21ea8
PZ
419 * { u64 ip; } && PERF_SAMPLE_IP
420 * { u32 pid, tid; } && PERF_SAMPLE_TID
421 * { u64 time; } && PERF_SAMPLE_TIME
422 * { u64 addr; } && PERF_SAMPLE_ADDR
e6e18ec7 423 * { u64 id; } && PERF_SAMPLE_ID
7f453c24 424 * { u64 stream_id;} && PERF_SAMPLE_STREAM_ID
43a21ea8 425 * { u32 cpu, res; } && PERF_SAMPLE_CPU
57c0c15b 426 * { u64 period; } && PERF_SAMPLE_PERIOD
0c593b34 427 *
3dab77fb 428 * { struct read_format values; } && PERF_SAMPLE_READ
0c593b34 429 *
f9188e02 430 * { u64 nr,
43a21ea8 431 * u64 ips[nr]; } && PERF_SAMPLE_CALLCHAIN
3dab77fb 432 *
57c0c15b
IM
433 * #
434 * # The RAW record below is opaque data wrt the ABI
435 * #
436 * # That is, the ABI doesn't make any promises wrt to
437 * # the stability of its content, it may vary depending
438 * # on event, hardware, kernel version and phase of
439 * # the moon.
440 * #
441 * # In other words, PERF_SAMPLE_RAW contents are not an ABI.
442 * #
3dab77fb 443 *
a044560c
PZ
444 * { u32 size;
445 * char data[size];}&& PERF_SAMPLE_RAW
0c593b34 446 * };
8a057d84 447 */
184f412c 448 PERF_RECORD_SAMPLE = 9,
e6e18ec7 449
cdd6c482 450 PERF_RECORD_MAX, /* non-ABI */
5c148194
PZ
451};
452
f9188e02
PZ
453enum perf_callchain_context {
454 PERF_CONTEXT_HV = (__u64)-32,
455 PERF_CONTEXT_KERNEL = (__u64)-128,
456 PERF_CONTEXT_USER = (__u64)-512,
7522060c 457
f9188e02
PZ
458 PERF_CONTEXT_GUEST = (__u64)-2048,
459 PERF_CONTEXT_GUEST_KERNEL = (__u64)-2176,
460 PERF_CONTEXT_GUEST_USER = (__u64)-2560,
461
462 PERF_CONTEXT_MAX = (__u64)-4095,
7522060c
IM
463};
464
a4be7c27
PZ
465#define PERF_FLAG_FD_NO_GROUP (1U << 0)
466#define PERF_FLAG_FD_OUTPUT (1U << 1)
467
f3dfd265 468#ifdef __KERNEL__
9f66a381 469/*
f3dfd265 470 * Kernel-internal data types and definitions:
9f66a381
IM
471 */
472
cdd6c482
IM
473#ifdef CONFIG_PERF_EVENTS
474# include <asm/perf_event.h>
7be79236 475# include <asm/local64.h>
f3dfd265
PM
476#endif
477
39447b38
ZY
478struct perf_guest_info_callbacks {
479 int (*is_in_guest) (void);
480 int (*is_user_mode) (void);
481 unsigned long (*get_guest_ip) (void);
482};
483
2ff6cfd7
AB
484#ifdef CONFIG_HAVE_HW_BREAKPOINT
485#include <asm/hw_breakpoint.h>
486#endif
487
f3dfd265
PM
488#include <linux/list.h>
489#include <linux/mutex.h>
490#include <linux/rculist.h>
491#include <linux/rcupdate.h>
492#include <linux/spinlock.h>
d6d020e9 493#include <linux/hrtimer.h>
3c446b3d 494#include <linux/fs.h>
709e50cf 495#include <linux/pid_namespace.h>
906010b2 496#include <linux/workqueue.h>
5331d7b8 497#include <linux/ftrace.h>
85cfabbc 498#include <linux/cpu.h>
e360adbe 499#include <linux/irq_work.h>
82cd6def 500#include <linux/jump_label_ref.h>
f3dfd265 501#include <asm/atomic.h>
fa588151 502#include <asm/local.h>
f3dfd265 503
f9188e02
PZ
504#define PERF_MAX_STACK_DEPTH 255
505
506struct perf_callchain_entry {
507 __u64 nr;
508 __u64 ip[PERF_MAX_STACK_DEPTH];
509};
510
3a43ce68
FW
511struct perf_raw_record {
512 u32 size;
513 void *data;
f413cdb8
FW
514};
515
caff2bef
PZ
516struct perf_branch_entry {
517 __u64 from;
518 __u64 to;
519 __u64 flags;
520};
521
522struct perf_branch_stack {
523 __u64 nr;
524 struct perf_branch_entry entries[0];
525};
526
f3dfd265
PM
527struct task_struct;
528
0793a61d 529/**
cdd6c482 530 * struct hw_perf_event - performance event hardware details:
0793a61d 531 */
cdd6c482
IM
532struct hw_perf_event {
533#ifdef CONFIG_PERF_EVENTS
d6d020e9
PZ
534 union {
535 struct { /* hardware */
a308444c 536 u64 config;
447a194b 537 u64 last_tag;
a308444c 538 unsigned long config_base;
cdd6c482 539 unsigned long event_base;
a308444c 540 int idx;
447a194b 541 int last_cpu;
d6d020e9 542 };
721a669b 543 struct { /* software */
a308444c 544 struct hrtimer hrtimer;
d6d020e9 545 };
24f1e32c 546#ifdef CONFIG_HAVE_HW_BREAKPOINT
45a73372
FW
547 struct { /* breakpoint */
548 struct arch_hw_breakpoint info;
549 struct list_head bp_list;
d580ff86
PZ
550 /*
551 * Crufty hack to avoid the chicken and egg
552 * problem hw_breakpoint has with context
553 * creation and event initalization.
554 */
555 struct task_struct *bp_target;
45a73372 556 };
24f1e32c 557#endif
d6d020e9 558 };
a4eaf7f1 559 int state;
e7850595 560 local64_t prev_count;
b23f3325 561 u64 sample_period;
9e350de3 562 u64 last_period;
e7850595 563 local64_t period_left;
60db5e09 564 u64 interrupts;
6a24ed6c 565
abd50713
PZ
566 u64 freq_time_stamp;
567 u64 freq_count_stamp;
ee06094f 568#endif
0793a61d
TG
569};
570
a4eaf7f1
PZ
571/*
572 * hw_perf_event::state flags
573 */
574#define PERF_HES_STOPPED 0x01 /* the counter is stopped */
575#define PERF_HES_UPTODATE 0x02 /* event->count up-to-date */
576#define PERF_HES_ARCH 0x04
577
cdd6c482 578struct perf_event;
621a01ea 579
8d2cacbb
PZ
580/*
581 * Common implementation detail of pmu::{start,commit,cancel}_txn
582 */
583#define PERF_EVENT_TXN 0x1
6bde9b6c 584
621a01ea 585/**
4aeb0b42 586 * struct pmu - generic performance monitoring unit
621a01ea 587 */
4aeb0b42 588struct pmu {
b0a873eb
PZ
589 struct list_head entry;
590
2e80a82a
PZ
591 char *name;
592 int type;
593
108b02cf
PZ
594 int * __percpu pmu_disable_count;
595 struct perf_cpu_context * __percpu pmu_cpu_context;
8dc85d54 596 int task_ctx_nr;
6bde9b6c
LM
597
598 /*
a4eaf7f1
PZ
599 * Fully disable/enable this PMU, can be used to protect from the PMI
600 * as well as for lazy/batch writing of the MSRs.
6bde9b6c 601 */
ad5133b7
PZ
602 void (*pmu_enable) (struct pmu *pmu); /* optional */
603 void (*pmu_disable) (struct pmu *pmu); /* optional */
6bde9b6c 604
8d2cacbb 605 /*
a4eaf7f1 606 * Try and initialize the event for this PMU.
24cd7f54 607 * Should return -ENOENT when the @event doesn't match this PMU.
8d2cacbb 608 */
b0a873eb
PZ
609 int (*event_init) (struct perf_event *event);
610
a4eaf7f1
PZ
611#define PERF_EF_START 0x01 /* start the counter when adding */
612#define PERF_EF_RELOAD 0x02 /* reload the counter when starting */
613#define PERF_EF_UPDATE 0x04 /* update the counter when stopping */
614
8d2cacbb 615 /*
a4eaf7f1
PZ
616 * Adds/Removes a counter to/from the PMU, can be done inside
617 * a transaction, see the ->*_txn() methods.
618 */
619 int (*add) (struct perf_event *event, int flags);
620 void (*del) (struct perf_event *event, int flags);
621
622 /*
623 * Starts/Stops a counter present on the PMU. The PMI handler
624 * should stop the counter when perf_event_overflow() returns
625 * !0. ->start() will be used to continue.
626 */
627 void (*start) (struct perf_event *event, int flags);
628 void (*stop) (struct perf_event *event, int flags);
629
630 /*
631 * Updates the counter value of the event.
632 */
cdd6c482 633 void (*read) (struct perf_event *event);
6bde9b6c
LM
634
635 /*
24cd7f54
PZ
636 * Group events scheduling is treated as a transaction, add
637 * group events as a whole and perform one schedulability test.
638 * If the test fails, roll back the whole group
a4eaf7f1
PZ
639 *
640 * Start the transaction, after this ->add() doesn't need to
24cd7f54 641 * do schedulability tests.
8d2cacbb 642 */
ad5133b7 643 void (*start_txn) (struct pmu *pmu); /* optional */
8d2cacbb 644 /*
a4eaf7f1 645 * If ->start_txn() disabled the ->add() schedulability test
8d2cacbb
PZ
646 * then ->commit_txn() is required to perform one. On success
647 * the transaction is closed. On error the transaction is kept
648 * open until ->cancel_txn() is called.
649 */
ad5133b7 650 int (*commit_txn) (struct pmu *pmu); /* optional */
8d2cacbb 651 /*
a4eaf7f1
PZ
652 * Will cancel the transaction, assumes ->del() is called
653 * for each successfull ->add() during the transaction.
8d2cacbb 654 */
ad5133b7 655 void (*cancel_txn) (struct pmu *pmu); /* optional */
621a01ea
IM
656};
657
6a930700 658/**
cdd6c482 659 * enum perf_event_active_state - the states of a event
6a930700 660 */
cdd6c482 661enum perf_event_active_state {
57c0c15b 662 PERF_EVENT_STATE_ERROR = -2,
cdd6c482
IM
663 PERF_EVENT_STATE_OFF = -1,
664 PERF_EVENT_STATE_INACTIVE = 0,
57c0c15b 665 PERF_EVENT_STATE_ACTIVE = 1,
6a930700
IM
666};
667
9b51f66d
IM
668struct file;
669
d57e34fd
PZ
670#define PERF_BUFFER_WRITABLE 0x01
671
ca5135e6 672struct perf_buffer {
ac9721f3 673 atomic_t refcount;
7b732a75 674 struct rcu_head rcu_head;
906010b2
PZ
675#ifdef CONFIG_PERF_USE_VMALLOC
676 struct work_struct work;
3cafa9fb 677 int page_order; /* allocation order */
906010b2 678#endif
8740f941 679 int nr_pages; /* nr of data pages */
43a21ea8 680 int writable; /* are we writable */
8740f941 681
c33a0bc4 682 atomic_t poll; /* POLL_ for wakeups */
8740f941 683
fa588151
PZ
684 local_t head; /* write position */
685 local_t nest; /* nested writers */
686 local_t events; /* event limit */
adb8e118 687 local_t wakeup; /* wakeup stamp */
fa588151 688 local_t lost; /* nr records lost */
ef60777c 689
2667de81
PZ
690 long watermark; /* wakeup watermark */
691
57c0c15b 692 struct perf_event_mmap_page *user_page;
0127c3ea 693 void *data_pages[0];
7b732a75
PZ
694};
695
453f19ee
PZ
696struct perf_sample_data;
697
b326e956
FW
698typedef void (*perf_overflow_handler_t)(struct perf_event *, int,
699 struct perf_sample_data *,
700 struct pt_regs *regs);
701
d6f962b5
FW
702enum perf_group_flag {
703 PERF_GROUP_SOFTWARE = 0x1,
704};
705
76e1d904
FW
706#define SWEVENT_HLIST_BITS 8
707#define SWEVENT_HLIST_SIZE (1 << SWEVENT_HLIST_BITS)
708
709struct swevent_hlist {
710 struct hlist_head heads[SWEVENT_HLIST_SIZE];
711 struct rcu_head rcu_head;
712};
713
8a49542c
PZ
714#define PERF_ATTACH_CONTEXT 0x01
715#define PERF_ATTACH_GROUP 0x02
d580ff86 716#define PERF_ATTACH_TASK 0x04
8a49542c 717
0793a61d 718/**
cdd6c482 719 * struct perf_event - performance event kernel representation:
0793a61d 720 */
cdd6c482
IM
721struct perf_event {
722#ifdef CONFIG_PERF_EVENTS
65abc865 723 struct list_head group_entry;
592903cd 724 struct list_head event_entry;
04289bb9 725 struct list_head sibling_list;
76e1d904 726 struct hlist_node hlist_entry;
0127c3ea 727 int nr_siblings;
d6f962b5 728 int group_flags;
cdd6c482 729 struct perf_event *group_leader;
a4eaf7f1 730 struct pmu *pmu;
04289bb9 731
cdd6c482 732 enum perf_event_active_state state;
8a49542c 733 unsigned int attach_state;
e7850595 734 local64_t count;
a6e6dea6 735 atomic64_t child_count;
ee06094f 736
53cfbf59 737 /*
cdd6c482 738 * These are the total time in nanoseconds that the event
53cfbf59 739 * has been enabled (i.e. eligible to run, and the task has
cdd6c482 740 * been scheduled in, if this is a per-task event)
53cfbf59
PM
741 * and running (scheduled onto the CPU), respectively.
742 *
743 * They are computed from tstamp_enabled, tstamp_running and
cdd6c482 744 * tstamp_stopped when the event is in INACTIVE or ACTIVE state.
53cfbf59
PM
745 */
746 u64 total_time_enabled;
747 u64 total_time_running;
748
749 /*
750 * These are timestamps used for computing total_time_enabled
cdd6c482 751 * and total_time_running when the event is in INACTIVE or
53cfbf59
PM
752 * ACTIVE state, measured in nanoseconds from an arbitrary point
753 * in time.
cdd6c482
IM
754 * tstamp_enabled: the notional time when the event was enabled
755 * tstamp_running: the notional time when the event was scheduled on
53cfbf59 756 * tstamp_stopped: in INACTIVE state, the notional time when the
cdd6c482 757 * event was scheduled off.
53cfbf59
PM
758 */
759 u64 tstamp_enabled;
760 u64 tstamp_running;
761 u64 tstamp_stopped;
762
eed01528
SE
763 /*
764 * timestamp shadows the actual context timing but it can
765 * be safely used in NMI interrupt context. It reflects the
766 * context time as it was when the event was last scheduled in.
767 *
768 * ctx_time already accounts for ctx->timestamp. Therefore to
769 * compute ctx_time for a sample, simply add perf_clock().
770 */
771 u64 shadow_ctx_time;
772
24f1e32c 773 struct perf_event_attr attr;
c320c7b7 774 u16 header_size;
6844c09d 775 u16 id_header_size;
c320c7b7 776 u16 read_size;
cdd6c482 777 struct hw_perf_event hw;
0793a61d 778
cdd6c482 779 struct perf_event_context *ctx;
9b51f66d 780 struct file *filp;
0793a61d 781
53cfbf59
PM
782 /*
783 * These accumulate total time (in nanoseconds) that children
cdd6c482 784 * events have been enabled and running, respectively.
53cfbf59
PM
785 */
786 atomic64_t child_total_time_enabled;
787 atomic64_t child_total_time_running;
788
0793a61d 789 /*
d859e29f 790 * Protect attach/detach and child_list:
0793a61d 791 */
fccc714b
PZ
792 struct mutex child_mutex;
793 struct list_head child_list;
cdd6c482 794 struct perf_event *parent;
0793a61d
TG
795
796 int oncpu;
797 int cpu;
798
082ff5a2
PZ
799 struct list_head owner_entry;
800 struct task_struct *owner;
801
7b732a75
PZ
802 /* mmap bits */
803 struct mutex mmap_mutex;
804 atomic_t mmap_count;
ac9721f3
PZ
805 int mmap_locked;
806 struct user_struct *mmap_user;
ca5135e6 807 struct perf_buffer *buffer;
37d81828 808
7b732a75 809 /* poll related */
0793a61d 810 wait_queue_head_t waitq;
3c446b3d 811 struct fasync_struct *fasync;
79f14641
PZ
812
813 /* delayed work for NMIs and such */
814 int pending_wakeup;
4c9e2542 815 int pending_kill;
79f14641 816 int pending_disable;
e360adbe 817 struct irq_work pending;
592903cd 818
79f14641
PZ
819 atomic_t event_limit;
820
cdd6c482 821 void (*destroy)(struct perf_event *);
592903cd 822 struct rcu_head rcu_head;
709e50cf
PZ
823
824 struct pid_namespace *ns;
8e5799b1 825 u64 id;
6fb2915d 826
b326e956 827 perf_overflow_handler_t overflow_handler;
453f19ee 828
07b139c8 829#ifdef CONFIG_EVENT_TRACING
1c024eca 830 struct ftrace_event_call *tp_event;
6fb2915d 831 struct event_filter *filter;
ee06094f 832#endif
6fb2915d
LZ
833
834#endif /* CONFIG_PERF_EVENTS */
0793a61d
TG
835};
836
b04243ef
PZ
837enum perf_event_context_type {
838 task_context,
839 cpu_context,
840};
841
0793a61d 842/**
cdd6c482 843 * struct perf_event_context - event context structure
0793a61d 844 *
cdd6c482 845 * Used as a container for task events and CPU events as well:
0793a61d 846 */
cdd6c482 847struct perf_event_context {
b04243ef 848 enum perf_event_context_type type;
108b02cf 849 struct pmu *pmu;
0793a61d 850 /*
cdd6c482 851 * Protect the states of the events in the list,
d859e29f 852 * nr_active, and the list:
0793a61d 853 */
e625cce1 854 raw_spinlock_t lock;
d859e29f 855 /*
cdd6c482 856 * Protect the list of events. Locking either mutex or lock
d859e29f
PM
857 * is sufficient to ensure the list doesn't change; to change
858 * the list you need to lock both the mutex and the spinlock.
859 */
a308444c 860 struct mutex mutex;
04289bb9 861
889ff015
FW
862 struct list_head pinned_groups;
863 struct list_head flexible_groups;
a308444c 864 struct list_head event_list;
cdd6c482 865 int nr_events;
a308444c
IM
866 int nr_active;
867 int is_active;
bfbd3381 868 int nr_stat;
dddd3379 869 int rotate_disable;
a308444c
IM
870 atomic_t refcount;
871 struct task_struct *task;
53cfbf59
PM
872
873 /*
4af4998b 874 * Context clock, runs when context enabled.
53cfbf59 875 */
a308444c
IM
876 u64 time;
877 u64 timestamp;
564c2b21
PM
878
879 /*
880 * These fields let us detect when two contexts have both
881 * been cloned (inherited) from a common ancestor.
882 */
cdd6c482 883 struct perf_event_context *parent_ctx;
a308444c
IM
884 u64 parent_gen;
885 u64 generation;
886 int pin_count;
887 struct rcu_head rcu_head;
0793a61d
TG
888};
889
7ae07ea3
FW
890/*
891 * Number of contexts where an event can trigger:
892 * task, softirq, hardirq, nmi.
893 */
894#define PERF_NR_CONTEXTS 4
895
0793a61d 896/**
cdd6c482 897 * struct perf_event_cpu_context - per cpu event context structure
0793a61d
TG
898 */
899struct perf_cpu_context {
cdd6c482
IM
900 struct perf_event_context ctx;
901 struct perf_event_context *task_ctx;
0793a61d 902 int active_oncpu;
3b6f9e5c 903 int exclusive;
e9d2b064
PZ
904 struct list_head rotation_list;
905 int jiffies_interval;
51676957 906 struct pmu *active_pmu;
0793a61d
TG
907};
908
5622f295 909struct perf_output_handle {
57c0c15b 910 struct perf_event *event;
ca5135e6 911 struct perf_buffer *buffer;
6d1acfd5 912 unsigned long wakeup;
5d967a8b
PZ
913 unsigned long size;
914 void *addr;
915 int page;
57c0c15b
IM
916 int nmi;
917 int sample;
5622f295
MM
918};
919
cdd6c482 920#ifdef CONFIG_PERF_EVENTS
829b42dd 921
2e80a82a 922extern int perf_pmu_register(struct pmu *pmu, char *name, int type);
b0a873eb 923extern void perf_pmu_unregister(struct pmu *pmu);
621a01ea 924
3bf101ba 925extern int perf_num_counters(void);
84c79910 926extern const char *perf_pmu_name(void);
82cd6def
PZ
927extern void __perf_event_task_sched_in(struct task_struct *task);
928extern void __perf_event_task_sched_out(struct task_struct *task, struct task_struct *next);
cdd6c482
IM
929extern int perf_event_init_task(struct task_struct *child);
930extern void perf_event_exit_task(struct task_struct *child);
931extern void perf_event_free_task(struct task_struct *task);
4e231c79 932extern void perf_event_delayed_put(struct task_struct *task);
cdd6c482 933extern void perf_event_print_debug(void);
33696fc0
PZ
934extern void perf_pmu_disable(struct pmu *pmu);
935extern void perf_pmu_enable(struct pmu *pmu);
cdd6c482
IM
936extern int perf_event_task_disable(void);
937extern int perf_event_task_enable(void);
cdd6c482 938extern void perf_event_update_userpage(struct perf_event *event);
fb0459d7
AV
939extern int perf_event_release_kernel(struct perf_event *event);
940extern struct perf_event *
941perf_event_create_kernel_counter(struct perf_event_attr *attr,
942 int cpu,
38a81da2 943 struct task_struct *task,
b326e956 944 perf_overflow_handler_t callback);
59ed446f
PZ
945extern u64 perf_event_read_value(struct perf_event *event,
946 u64 *enabled, u64 *running);
5c92d124 947
df1a132b 948struct perf_sample_data {
5622f295
MM
949 u64 type;
950
951 u64 ip;
952 struct {
953 u32 pid;
954 u32 tid;
955 } tid_entry;
956 u64 time;
a308444c 957 u64 addr;
5622f295
MM
958 u64 id;
959 u64 stream_id;
960 struct {
961 u32 cpu;
962 u32 reserved;
963 } cpu_entry;
a308444c 964 u64 period;
5622f295 965 struct perf_callchain_entry *callchain;
3a43ce68 966 struct perf_raw_record *raw;
df1a132b
PZ
967};
968
dc1d628a
PZ
969static inline
970void perf_sample_data_init(struct perf_sample_data *data, u64 addr)
971{
972 data->addr = addr;
973 data->raw = NULL;
974}
975
5622f295
MM
976extern void perf_output_sample(struct perf_output_handle *handle,
977 struct perf_event_header *header,
978 struct perf_sample_data *data,
cdd6c482 979 struct perf_event *event);
5622f295
MM
980extern void perf_prepare_sample(struct perf_event_header *header,
981 struct perf_sample_data *data,
cdd6c482 982 struct perf_event *event,
5622f295
MM
983 struct pt_regs *regs);
984
cdd6c482 985extern int perf_event_overflow(struct perf_event *event, int nmi,
5622f295
MM
986 struct perf_sample_data *data,
987 struct pt_regs *regs);
df1a132b 988
6c7e550f
FBH
989static inline bool is_sampling_event(struct perf_event *event)
990{
991 return event->attr.sample_period != 0;
992}
993
3b6f9e5c 994/*
cdd6c482 995 * Return 1 for a software event, 0 for a hardware event
3b6f9e5c 996 */
cdd6c482 997static inline int is_software_event(struct perf_event *event)
3b6f9e5c 998{
89a1e187 999 return event->pmu->task_ctx_nr == perf_sw_context;
3b6f9e5c
PM
1000}
1001
cdd6c482 1002extern atomic_t perf_swevent_enabled[PERF_COUNT_SW_MAX];
f29ac756 1003
cdd6c482 1004extern void __perf_sw_event(u32, u64, int, struct pt_regs *, u64);
f29ac756 1005
b0f82b81
FW
1006#ifndef perf_arch_fetch_caller_regs
1007static inline void
5cfaf214 1008perf_arch_fetch_caller_regs(struct pt_regs *regs, unsigned long ip) { }
b0f82b81 1009#endif
5331d7b8
FW
1010
1011/*
1012 * Take a snapshot of the regs. Skip ip and frame pointer to
1013 * the nth caller. We only need a few of the regs:
1014 * - ip for PERF_SAMPLE_IP
1015 * - cs for user_mode() tests
1016 * - bp for callchains
1017 * - eflags, for future purposes, just in case
1018 */
b0f82b81 1019static inline void perf_fetch_caller_regs(struct pt_regs *regs)
5331d7b8 1020{
5331d7b8
FW
1021 memset(regs, 0, sizeof(*regs));
1022
b0f82b81 1023 perf_arch_fetch_caller_regs(regs, CALLER_ADDR0);
5331d7b8
FW
1024}
1025
7e54a5a0 1026static __always_inline void
e49a5bd3
FW
1027perf_sw_event(u32 event_id, u64 nr, int nmi, struct pt_regs *regs, u64 addr)
1028{
7e54a5a0
PZ
1029 struct pt_regs hot_regs;
1030
1031 JUMP_LABEL(&perf_swevent_enabled[event_id], have_event);
1032 return;
1033
1034have_event:
1035 if (!regs) {
1036 perf_fetch_caller_regs(&hot_regs);
1037 regs = &hot_regs;
e49a5bd3 1038 }
7e54a5a0 1039 __perf_sw_event(event_id, nr, nmi, regs, addr);
e49a5bd3
FW
1040}
1041
ee6dcfa4
PZ
1042extern atomic_t perf_task_events;
1043
1044static inline void perf_event_task_sched_in(struct task_struct *task)
1045{
1046 COND_STMT(&perf_task_events, __perf_event_task_sched_in(task));
1047}
1048
1049static inline
1050void perf_event_task_sched_out(struct task_struct *task, struct task_struct *next)
1051{
1052 perf_sw_event(PERF_COUNT_SW_CONTEXT_SWITCHES, 1, 1, NULL, 0);
1053
1054 COND_STMT(&perf_task_events, __perf_event_task_sched_out(task, next));
1055}
1056
3af9e859 1057extern void perf_event_mmap(struct vm_area_struct *vma);
39447b38 1058extern struct perf_guest_info_callbacks *perf_guest_cbs;
dcf46b94
ZY
1059extern int perf_register_guest_info_callbacks(struct perf_guest_info_callbacks *callbacks);
1060extern int perf_unregister_guest_info_callbacks(struct perf_guest_info_callbacks *callbacks);
39447b38 1061
cdd6c482
IM
1062extern void perf_event_comm(struct task_struct *tsk);
1063extern void perf_event_fork(struct task_struct *tsk);
8d1b2d93 1064
56962b44
FW
1065/* Callchains */
1066DECLARE_PER_CPU(struct perf_callchain_entry, perf_callchain_entry);
1067
1068extern void perf_callchain_user(struct perf_callchain_entry *entry,
1069 struct pt_regs *regs);
1070extern void perf_callchain_kernel(struct perf_callchain_entry *entry,
1071 struct pt_regs *regs);
56962b44 1072
394ee076 1073
70791ce9
FW
1074static inline void
1075perf_callchain_store(struct perf_callchain_entry *entry, u64 ip)
1076{
1077 if (entry->nr < PERF_MAX_STACK_DEPTH)
1078 entry->ip[entry->nr++] = ip;
1079}
394ee076 1080
cdd6c482
IM
1081extern int sysctl_perf_event_paranoid;
1082extern int sysctl_perf_event_mlock;
1083extern int sysctl_perf_event_sample_rate;
1ccd1549 1084
320ebf09
PZ
1085static inline bool perf_paranoid_tracepoint_raw(void)
1086{
1087 return sysctl_perf_event_paranoid > -1;
1088}
1089
1090static inline bool perf_paranoid_cpu(void)
1091{
1092 return sysctl_perf_event_paranoid > 0;
1093}
1094
1095static inline bool perf_paranoid_kernel(void)
1096{
1097 return sysctl_perf_event_paranoid > 1;
1098}
1099
cdd6c482 1100extern void perf_event_init(void);
1c024eca
PZ
1101extern void perf_tp_event(u64 addr, u64 count, void *record,
1102 int entry_size, struct pt_regs *regs,
ecc55f84 1103 struct hlist_head *head, int rctx);
24f1e32c 1104extern void perf_bp_event(struct perf_event *event, void *data);
0d905bca 1105
9d23a90a 1106#ifndef perf_misc_flags
cdd6c482
IM
1107#define perf_misc_flags(regs) (user_mode(regs) ? PERF_RECORD_MISC_USER : \
1108 PERF_RECORD_MISC_KERNEL)
9d23a90a
PM
1109#define perf_instruction_pointer(regs) instruction_pointer(regs)
1110#endif
1111
5622f295 1112extern int perf_output_begin(struct perf_output_handle *handle,
cdd6c482 1113 struct perf_event *event, unsigned int size,
5622f295
MM
1114 int nmi, int sample);
1115extern void perf_output_end(struct perf_output_handle *handle);
1116extern void perf_output_copy(struct perf_output_handle *handle,
1117 const void *buf, unsigned int len);
4ed7c92d
PZ
1118extern int perf_swevent_get_recursion_context(void);
1119extern void perf_swevent_put_recursion_context(int rctx);
44234adc
FW
1120extern void perf_event_enable(struct perf_event *event);
1121extern void perf_event_disable(struct perf_event *event);
e9d2b064 1122extern void perf_event_task_tick(void);
0793a61d
TG
1123#else
1124static inline void
49f47433 1125perf_event_task_sched_in(struct task_struct *task) { }
0793a61d 1126static inline void
cdd6c482 1127perf_event_task_sched_out(struct task_struct *task,
49f47433 1128 struct task_struct *next) { }
cdd6c482
IM
1129static inline int perf_event_init_task(struct task_struct *child) { return 0; }
1130static inline void perf_event_exit_task(struct task_struct *child) { }
1131static inline void perf_event_free_task(struct task_struct *task) { }
4e231c79 1132static inline void perf_event_delayed_put(struct task_struct *task) { }
57c0c15b 1133static inline void perf_event_print_debug(void) { }
57c0c15b
IM
1134static inline int perf_event_task_disable(void) { return -EINVAL; }
1135static inline int perf_event_task_enable(void) { return -EINVAL; }
15dbf27c 1136
925d519a 1137static inline void
cdd6c482 1138perf_sw_event(u32 event_id, u64 nr, int nmi,
78f13e95 1139 struct pt_regs *regs, u64 addr) { }
24f1e32c 1140static inline void
184f412c 1141perf_bp_event(struct perf_event *event, void *data) { }
0a4a9391 1142
39447b38 1143static inline int perf_register_guest_info_callbacks
dcf46b94 1144(struct perf_guest_info_callbacks *callbacks) { return 0; }
39447b38 1145static inline int perf_unregister_guest_info_callbacks
dcf46b94 1146(struct perf_guest_info_callbacks *callbacks) { return 0; }
39447b38 1147
57c0c15b 1148static inline void perf_event_mmap(struct vm_area_struct *vma) { }
cdd6c482
IM
1149static inline void perf_event_comm(struct task_struct *tsk) { }
1150static inline void perf_event_fork(struct task_struct *tsk) { }
1151static inline void perf_event_init(void) { }
184f412c 1152static inline int perf_swevent_get_recursion_context(void) { return -1; }
4ed7c92d 1153static inline void perf_swevent_put_recursion_context(int rctx) { }
44234adc
FW
1154static inline void perf_event_enable(struct perf_event *event) { }
1155static inline void perf_event_disable(struct perf_event *event) { }
e9d2b064 1156static inline void perf_event_task_tick(void) { }
0793a61d
TG
1157#endif
1158
5622f295
MM
1159#define perf_output_put(handle, x) \
1160 perf_output_copy((handle), &(x), sizeof(x))
1161
3f6da390
PZ
1162/*
1163 * This has to have a higher priority than migration_notifier in sched.c.
1164 */
1165#define perf_cpu_notifier(fn) \
1166do { \
1167 static struct notifier_block fn##_nb __cpuinitdata = \
50a323b7 1168 { .notifier_call = fn, .priority = CPU_PRI_PERF }; \
3f6da390
PZ
1169 fn(&fn##_nb, (unsigned long)CPU_UP_PREPARE, \
1170 (void *)(unsigned long)smp_processor_id()); \
1171 fn(&fn##_nb, (unsigned long)CPU_STARTING, \
1172 (void *)(unsigned long)smp_processor_id()); \
1173 fn(&fn##_nb, (unsigned long)CPU_ONLINE, \
1174 (void *)(unsigned long)smp_processor_id()); \
1175 register_cpu_notifier(&fn##_nb); \
1176} while (0)
1177
f3dfd265 1178#endif /* __KERNEL__ */
cdd6c482 1179#endif /* _LINUX_PERF_EVENT_H */