]>
Commit | Line | Data |
---|---|---|
0793a61d | 1 | /* |
57c0c15b | 2 | * Performance events: |
0793a61d | 3 | * |
a308444c IM |
4 | * Copyright (C) 2008-2009, Thomas Gleixner <tglx@linutronix.de> |
5 | * Copyright (C) 2008-2009, Red Hat, Inc., Ingo Molnar | |
6 | * Copyright (C) 2008-2009, Red Hat, Inc., Peter Zijlstra | |
0793a61d | 7 | * |
57c0c15b | 8 | * Data type definitions, declarations, prototypes. |
0793a61d | 9 | * |
a308444c | 10 | * Started by: Thomas Gleixner and Ingo Molnar |
0793a61d | 11 | * |
57c0c15b | 12 | * For licencing details see kernel-base/COPYING |
0793a61d | 13 | */ |
cdd6c482 IM |
14 | #ifndef _LINUX_PERF_EVENT_H |
15 | #define _LINUX_PERF_EVENT_H | |
0793a61d | 16 | |
f3dfd265 PM |
17 | #include <linux/types.h> |
18 | #include <linux/ioctl.h> | |
9aaa131a | 19 | #include <asm/byteorder.h> |
0793a61d TG |
20 | |
21 | /* | |
9f66a381 IM |
22 | * User-space ABI bits: |
23 | */ | |
24 | ||
25 | /* | |
0d48696f | 26 | * attr.type |
0793a61d | 27 | */ |
1c432d89 | 28 | enum perf_type_id { |
a308444c IM |
29 | PERF_TYPE_HARDWARE = 0, |
30 | PERF_TYPE_SOFTWARE = 1, | |
31 | PERF_TYPE_TRACEPOINT = 2, | |
32 | PERF_TYPE_HW_CACHE = 3, | |
33 | PERF_TYPE_RAW = 4, | |
24f1e32c | 34 | PERF_TYPE_BREAKPOINT = 5, |
b8e83514 | 35 | |
a308444c | 36 | PERF_TYPE_MAX, /* non-ABI */ |
b8e83514 | 37 | }; |
6c594c21 | 38 | |
b8e83514 | 39 | /* |
cdd6c482 IM |
40 | * Generalized performance event event_id types, used by the |
41 | * attr.event_id parameter of the sys_perf_event_open() | |
a308444c | 42 | * syscall: |
b8e83514 | 43 | */ |
1c432d89 | 44 | enum perf_hw_id { |
9f66a381 | 45 | /* |
b8e83514 | 46 | * Common hardware events, generalized by the kernel: |
9f66a381 | 47 | */ |
f4dbfa8f PZ |
48 | PERF_COUNT_HW_CPU_CYCLES = 0, |
49 | PERF_COUNT_HW_INSTRUCTIONS = 1, | |
50 | PERF_COUNT_HW_CACHE_REFERENCES = 2, | |
51 | PERF_COUNT_HW_CACHE_MISSES = 3, | |
52 | PERF_COUNT_HW_BRANCH_INSTRUCTIONS = 4, | |
53 | PERF_COUNT_HW_BRANCH_MISSES = 5, | |
54 | PERF_COUNT_HW_BUS_CYCLES = 6, | |
55 | ||
a308444c | 56 | PERF_COUNT_HW_MAX, /* non-ABI */ |
b8e83514 | 57 | }; |
e077df4f | 58 | |
8326f44d | 59 | /* |
cdd6c482 | 60 | * Generalized hardware cache events: |
8326f44d | 61 | * |
8be6e8f3 | 62 | * { L1-D, L1-I, LLC, ITLB, DTLB, BPU } x |
8326f44d IM |
63 | * { read, write, prefetch } x |
64 | * { accesses, misses } | |
65 | */ | |
1c432d89 | 66 | enum perf_hw_cache_id { |
a308444c IM |
67 | PERF_COUNT_HW_CACHE_L1D = 0, |
68 | PERF_COUNT_HW_CACHE_L1I = 1, | |
69 | PERF_COUNT_HW_CACHE_LL = 2, | |
70 | PERF_COUNT_HW_CACHE_DTLB = 3, | |
71 | PERF_COUNT_HW_CACHE_ITLB = 4, | |
72 | PERF_COUNT_HW_CACHE_BPU = 5, | |
73 | ||
74 | PERF_COUNT_HW_CACHE_MAX, /* non-ABI */ | |
8326f44d IM |
75 | }; |
76 | ||
1c432d89 | 77 | enum perf_hw_cache_op_id { |
a308444c IM |
78 | PERF_COUNT_HW_CACHE_OP_READ = 0, |
79 | PERF_COUNT_HW_CACHE_OP_WRITE = 1, | |
80 | PERF_COUNT_HW_CACHE_OP_PREFETCH = 2, | |
8326f44d | 81 | |
a308444c | 82 | PERF_COUNT_HW_CACHE_OP_MAX, /* non-ABI */ |
8326f44d IM |
83 | }; |
84 | ||
1c432d89 PZ |
85 | enum perf_hw_cache_op_result_id { |
86 | PERF_COUNT_HW_CACHE_RESULT_ACCESS = 0, | |
87 | PERF_COUNT_HW_CACHE_RESULT_MISS = 1, | |
8326f44d | 88 | |
a308444c | 89 | PERF_COUNT_HW_CACHE_RESULT_MAX, /* non-ABI */ |
8326f44d IM |
90 | }; |
91 | ||
b8e83514 | 92 | /* |
cdd6c482 IM |
93 | * Special "software" events provided by the kernel, even if the hardware |
94 | * does not support performance events. These events measure various | |
b8e83514 PZ |
95 | * physical and sw events of the kernel (and allow the profiling of them as |
96 | * well): | |
97 | */ | |
1c432d89 | 98 | enum perf_sw_ids { |
a308444c IM |
99 | PERF_COUNT_SW_CPU_CLOCK = 0, |
100 | PERF_COUNT_SW_TASK_CLOCK = 1, | |
101 | PERF_COUNT_SW_PAGE_FAULTS = 2, | |
102 | PERF_COUNT_SW_CONTEXT_SWITCHES = 3, | |
103 | PERF_COUNT_SW_CPU_MIGRATIONS = 4, | |
104 | PERF_COUNT_SW_PAGE_FAULTS_MIN = 5, | |
105 | PERF_COUNT_SW_PAGE_FAULTS_MAJ = 6, | |
f7d79860 AB |
106 | PERF_COUNT_SW_ALIGNMENT_FAULTS = 7, |
107 | PERF_COUNT_SW_EMULATION_FAULTS = 8, | |
a308444c IM |
108 | |
109 | PERF_COUNT_SW_MAX, /* non-ABI */ | |
0793a61d TG |
110 | }; |
111 | ||
8a057d84 | 112 | /* |
0d48696f | 113 | * Bits that can be set in attr.sample_type to request information |
8a057d84 PZ |
114 | * in the overflow packets. |
115 | */ | |
cdd6c482 | 116 | enum perf_event_sample_format { |
a308444c IM |
117 | PERF_SAMPLE_IP = 1U << 0, |
118 | PERF_SAMPLE_TID = 1U << 1, | |
119 | PERF_SAMPLE_TIME = 1U << 2, | |
120 | PERF_SAMPLE_ADDR = 1U << 3, | |
3dab77fb | 121 | PERF_SAMPLE_READ = 1U << 4, |
a308444c IM |
122 | PERF_SAMPLE_CALLCHAIN = 1U << 5, |
123 | PERF_SAMPLE_ID = 1U << 6, | |
124 | PERF_SAMPLE_CPU = 1U << 7, | |
125 | PERF_SAMPLE_PERIOD = 1U << 8, | |
7f453c24 | 126 | PERF_SAMPLE_STREAM_ID = 1U << 9, |
3a43ce68 | 127 | PERF_SAMPLE_RAW = 1U << 10, |
974802ea | 128 | |
f413cdb8 | 129 | PERF_SAMPLE_MAX = 1U << 11, /* non-ABI */ |
8a057d84 PZ |
130 | }; |
131 | ||
53cfbf59 | 132 | /* |
cdd6c482 | 133 | * The format of the data returned by read() on a perf event fd, |
3dab77fb PZ |
134 | * as specified by attr.read_format: |
135 | * | |
136 | * struct read_format { | |
57c0c15b IM |
137 | * { u64 value; |
138 | * { u64 time_enabled; } && PERF_FORMAT_ENABLED | |
139 | * { u64 time_running; } && PERF_FORMAT_RUNNING | |
140 | * { u64 id; } && PERF_FORMAT_ID | |
141 | * } && !PERF_FORMAT_GROUP | |
3dab77fb | 142 | * |
57c0c15b IM |
143 | * { u64 nr; |
144 | * { u64 time_enabled; } && PERF_FORMAT_ENABLED | |
145 | * { u64 time_running; } && PERF_FORMAT_RUNNING | |
146 | * { u64 value; | |
147 | * { u64 id; } && PERF_FORMAT_ID | |
148 | * } cntr[nr]; | |
149 | * } && PERF_FORMAT_GROUP | |
3dab77fb | 150 | * }; |
53cfbf59 | 151 | */ |
cdd6c482 | 152 | enum perf_event_read_format { |
a308444c IM |
153 | PERF_FORMAT_TOTAL_TIME_ENABLED = 1U << 0, |
154 | PERF_FORMAT_TOTAL_TIME_RUNNING = 1U << 1, | |
155 | PERF_FORMAT_ID = 1U << 2, | |
3dab77fb | 156 | PERF_FORMAT_GROUP = 1U << 3, |
974802ea | 157 | |
57c0c15b | 158 | PERF_FORMAT_MAX = 1U << 4, /* non-ABI */ |
53cfbf59 PM |
159 | }; |
160 | ||
974802ea PZ |
161 | #define PERF_ATTR_SIZE_VER0 64 /* sizeof first published struct */ |
162 | ||
9f66a381 | 163 | /* |
cdd6c482 | 164 | * Hardware event_id to monitor via a performance monitoring event: |
9f66a381 | 165 | */ |
cdd6c482 | 166 | struct perf_event_attr { |
974802ea | 167 | |
f4a2deb4 | 168 | /* |
a21ca2ca IM |
169 | * Major type: hardware/software/tracepoint/etc. |
170 | */ | |
171 | __u32 type; | |
974802ea PZ |
172 | |
173 | /* | |
174 | * Size of the attr structure, for fwd/bwd compat. | |
175 | */ | |
176 | __u32 size; | |
a21ca2ca IM |
177 | |
178 | /* | |
179 | * Type specific configuration information. | |
f4a2deb4 PZ |
180 | */ |
181 | __u64 config; | |
9f66a381 | 182 | |
60db5e09 | 183 | union { |
b23f3325 PZ |
184 | __u64 sample_period; |
185 | __u64 sample_freq; | |
60db5e09 PZ |
186 | }; |
187 | ||
b23f3325 PZ |
188 | __u64 sample_type; |
189 | __u64 read_format; | |
9f66a381 | 190 | |
2743a5b0 | 191 | __u64 disabled : 1, /* off by default */ |
0475f9ea PM |
192 | inherit : 1, /* children inherit it */ |
193 | pinned : 1, /* must always be on PMU */ | |
194 | exclusive : 1, /* only group on PMU */ | |
195 | exclude_user : 1, /* don't count user */ | |
196 | exclude_kernel : 1, /* ditto kernel */ | |
197 | exclude_hv : 1, /* ditto hypervisor */ | |
2743a5b0 | 198 | exclude_idle : 1, /* don't count when idle */ |
0a4a9391 | 199 | mmap : 1, /* include mmap data */ |
8d1b2d93 | 200 | comm : 1, /* include comm data */ |
60db5e09 | 201 | freq : 1, /* use freq, not period */ |
bfbd3381 | 202 | inherit_stat : 1, /* per task counts */ |
57e7986e | 203 | enable_on_exec : 1, /* next exec enables */ |
9f498cc5 | 204 | task : 1, /* trace fork/exit */ |
2667de81 | 205 | watermark : 1, /* wakeup_watermark */ |
ca037701 | 206 | precise : 1, /* OoO invariant counter */ |
0475f9ea | 207 | |
ca037701 | 208 | __reserved_1 : 48; |
2743a5b0 | 209 | |
2667de81 PZ |
210 | union { |
211 | __u32 wakeup_events; /* wakeup every n events */ | |
212 | __u32 wakeup_watermark; /* bytes before wakeup */ | |
213 | }; | |
24f1e32c | 214 | |
f13c12c6 | 215 | __u32 bp_type; |
cd757645 MS |
216 | __u64 bp_addr; |
217 | __u64 bp_len; | |
eab656ae TG |
218 | }; |
219 | ||
d859e29f | 220 | /* |
cdd6c482 | 221 | * Ioctls that can be done on a perf event fd: |
d859e29f | 222 | */ |
cdd6c482 | 223 | #define PERF_EVENT_IOC_ENABLE _IO ('$', 0) |
57c0c15b IM |
224 | #define PERF_EVENT_IOC_DISABLE _IO ('$', 1) |
225 | #define PERF_EVENT_IOC_REFRESH _IO ('$', 2) | |
cdd6c482 | 226 | #define PERF_EVENT_IOC_RESET _IO ('$', 3) |
4c49b128 | 227 | #define PERF_EVENT_IOC_PERIOD _IOW('$', 4, __u64) |
cdd6c482 | 228 | #define PERF_EVENT_IOC_SET_OUTPUT _IO ('$', 5) |
6fb2915d | 229 | #define PERF_EVENT_IOC_SET_FILTER _IOW('$', 6, char *) |
cdd6c482 IM |
230 | |
231 | enum perf_event_ioc_flags { | |
3df5edad PZ |
232 | PERF_IOC_FLAG_GROUP = 1U << 0, |
233 | }; | |
d859e29f | 234 | |
37d81828 PM |
235 | /* |
236 | * Structure of the page that can be mapped via mmap | |
237 | */ | |
cdd6c482 | 238 | struct perf_event_mmap_page { |
37d81828 PM |
239 | __u32 version; /* version number of this structure */ |
240 | __u32 compat_version; /* lowest version this is compat with */ | |
38ff667b PZ |
241 | |
242 | /* | |
cdd6c482 | 243 | * Bits needed to read the hw events in user-space. |
38ff667b | 244 | * |
92f22a38 PZ |
245 | * u32 seq; |
246 | * s64 count; | |
38ff667b | 247 | * |
a2e87d06 PZ |
248 | * do { |
249 | * seq = pc->lock; | |
38ff667b | 250 | * |
a2e87d06 PZ |
251 | * barrier() |
252 | * if (pc->index) { | |
253 | * count = pmc_read(pc->index - 1); | |
254 | * count += pc->offset; | |
255 | * } else | |
256 | * goto regular_read; | |
38ff667b | 257 | * |
a2e87d06 PZ |
258 | * barrier(); |
259 | * } while (pc->lock != seq); | |
38ff667b | 260 | * |
92f22a38 PZ |
261 | * NOTE: for obvious reason this only works on self-monitoring |
262 | * processes. | |
38ff667b | 263 | */ |
37d81828 | 264 | __u32 lock; /* seqlock for synchronization */ |
cdd6c482 IM |
265 | __u32 index; /* hardware event identifier */ |
266 | __s64 offset; /* add to hardware event value */ | |
267 | __u64 time_enabled; /* time event active */ | |
268 | __u64 time_running; /* time event on cpu */ | |
7b732a75 | 269 | |
41f95331 PZ |
270 | /* |
271 | * Hole for extension of the self monitor capabilities | |
272 | */ | |
273 | ||
7f8b4e4e | 274 | __u64 __reserved[123]; /* align to 1k */ |
41f95331 | 275 | |
38ff667b PZ |
276 | /* |
277 | * Control data for the mmap() data buffer. | |
278 | * | |
43a21ea8 PZ |
279 | * User-space reading the @data_head value should issue an rmb(), on |
280 | * SMP capable platforms, after reading this value -- see | |
cdd6c482 | 281 | * perf_event_wakeup(). |
43a21ea8 PZ |
282 | * |
283 | * When the mapping is PROT_WRITE the @data_tail value should be | |
284 | * written by userspace to reflect the last read data. In this case | |
285 | * the kernel will not over-write unread data. | |
38ff667b | 286 | */ |
8e3747c1 | 287 | __u64 data_head; /* head in the data section */ |
43a21ea8 | 288 | __u64 data_tail; /* user-space written tail */ |
37d81828 PM |
289 | }; |
290 | ||
39447b38 | 291 | #define PERF_RECORD_MISC_CPUMODE_MASK (7 << 0) |
184f412c | 292 | #define PERF_RECORD_MISC_CPUMODE_UNKNOWN (0 << 0) |
cdd6c482 IM |
293 | #define PERF_RECORD_MISC_KERNEL (1 << 0) |
294 | #define PERF_RECORD_MISC_USER (2 << 0) | |
295 | #define PERF_RECORD_MISC_HYPERVISOR (3 << 0) | |
39447b38 ZY |
296 | #define PERF_RECORD_MISC_GUEST_KERNEL (4 << 0) |
297 | #define PERF_RECORD_MISC_GUEST_USER (5 << 0) | |
6fab0192 | 298 | |
ef21f683 PZ |
299 | #define PERF_RECORD_MISC_EXACT (1 << 14) |
300 | /* | |
301 | * Reserve the last bit to indicate some extended misc field | |
302 | */ | |
303 | #define PERF_RECORD_MISC_EXT_RESERVED (1 << 15) | |
304 | ||
5c148194 PZ |
305 | struct perf_event_header { |
306 | __u32 type; | |
6fab0192 PZ |
307 | __u16 misc; |
308 | __u16 size; | |
5c148194 PZ |
309 | }; |
310 | ||
311 | enum perf_event_type { | |
5ed00415 | 312 | |
0c593b34 PZ |
313 | /* |
314 | * The MMAP events record the PROT_EXEC mappings so that we can | |
315 | * correlate userspace IPs to code. They have the following structure: | |
316 | * | |
317 | * struct { | |
0127c3ea | 318 | * struct perf_event_header header; |
0c593b34 | 319 | * |
0127c3ea IM |
320 | * u32 pid, tid; |
321 | * u64 addr; | |
322 | * u64 len; | |
323 | * u64 pgoff; | |
324 | * char filename[]; | |
0c593b34 PZ |
325 | * }; |
326 | */ | |
cdd6c482 | 327 | PERF_RECORD_MMAP = 1, |
0a4a9391 | 328 | |
43a21ea8 PZ |
329 | /* |
330 | * struct { | |
57c0c15b IM |
331 | * struct perf_event_header header; |
332 | * u64 id; | |
333 | * u64 lost; | |
43a21ea8 PZ |
334 | * }; |
335 | */ | |
cdd6c482 | 336 | PERF_RECORD_LOST = 2, |
43a21ea8 | 337 | |
8d1b2d93 PZ |
338 | /* |
339 | * struct { | |
0127c3ea | 340 | * struct perf_event_header header; |
8d1b2d93 | 341 | * |
0127c3ea IM |
342 | * u32 pid, tid; |
343 | * char comm[]; | |
8d1b2d93 PZ |
344 | * }; |
345 | */ | |
cdd6c482 | 346 | PERF_RECORD_COMM = 3, |
8d1b2d93 | 347 | |
9f498cc5 PZ |
348 | /* |
349 | * struct { | |
350 | * struct perf_event_header header; | |
351 | * u32 pid, ppid; | |
352 | * u32 tid, ptid; | |
393b2ad8 | 353 | * u64 time; |
9f498cc5 PZ |
354 | * }; |
355 | */ | |
cdd6c482 | 356 | PERF_RECORD_EXIT = 4, |
9f498cc5 | 357 | |
26b119bc PZ |
358 | /* |
359 | * struct { | |
0127c3ea IM |
360 | * struct perf_event_header header; |
361 | * u64 time; | |
689802b2 | 362 | * u64 id; |
7f453c24 | 363 | * u64 stream_id; |
a78ac325 PZ |
364 | * }; |
365 | */ | |
184f412c IM |
366 | PERF_RECORD_THROTTLE = 5, |
367 | PERF_RECORD_UNTHROTTLE = 6, | |
a78ac325 | 368 | |
60313ebe PZ |
369 | /* |
370 | * struct { | |
a21ca2ca IM |
371 | * struct perf_event_header header; |
372 | * u32 pid, ppid; | |
9f498cc5 | 373 | * u32 tid, ptid; |
a6f10a2f | 374 | * u64 time; |
60313ebe PZ |
375 | * }; |
376 | */ | |
cdd6c482 | 377 | PERF_RECORD_FORK = 7, |
60313ebe | 378 | |
38b200d6 PZ |
379 | /* |
380 | * struct { | |
184f412c IM |
381 | * struct perf_event_header header; |
382 | * u32 pid, tid; | |
3dab77fb | 383 | * |
184f412c | 384 | * struct read_format values; |
38b200d6 PZ |
385 | * }; |
386 | */ | |
cdd6c482 | 387 | PERF_RECORD_READ = 8, |
38b200d6 | 388 | |
8a057d84 | 389 | /* |
0c593b34 | 390 | * struct { |
0127c3ea | 391 | * struct perf_event_header header; |
0c593b34 | 392 | * |
43a21ea8 PZ |
393 | * { u64 ip; } && PERF_SAMPLE_IP |
394 | * { u32 pid, tid; } && PERF_SAMPLE_TID | |
395 | * { u64 time; } && PERF_SAMPLE_TIME | |
396 | * { u64 addr; } && PERF_SAMPLE_ADDR | |
e6e18ec7 | 397 | * { u64 id; } && PERF_SAMPLE_ID |
7f453c24 | 398 | * { u64 stream_id;} && PERF_SAMPLE_STREAM_ID |
43a21ea8 | 399 | * { u32 cpu, res; } && PERF_SAMPLE_CPU |
57c0c15b | 400 | * { u64 period; } && PERF_SAMPLE_PERIOD |
0c593b34 | 401 | * |
3dab77fb | 402 | * { struct read_format values; } && PERF_SAMPLE_READ |
0c593b34 | 403 | * |
f9188e02 | 404 | * { u64 nr, |
43a21ea8 | 405 | * u64 ips[nr]; } && PERF_SAMPLE_CALLCHAIN |
3dab77fb | 406 | * |
57c0c15b IM |
407 | * # |
408 | * # The RAW record below is opaque data wrt the ABI | |
409 | * # | |
410 | * # That is, the ABI doesn't make any promises wrt to | |
411 | * # the stability of its content, it may vary depending | |
412 | * # on event, hardware, kernel version and phase of | |
413 | * # the moon. | |
414 | * # | |
415 | * # In other words, PERF_SAMPLE_RAW contents are not an ABI. | |
416 | * # | |
3dab77fb | 417 | * |
a044560c PZ |
418 | * { u32 size; |
419 | * char data[size];}&& PERF_SAMPLE_RAW | |
0c593b34 | 420 | * }; |
8a057d84 | 421 | */ |
184f412c | 422 | PERF_RECORD_SAMPLE = 9, |
e6e18ec7 | 423 | |
cdd6c482 | 424 | PERF_RECORD_MAX, /* non-ABI */ |
5c148194 PZ |
425 | }; |
426 | ||
f9188e02 PZ |
427 | enum perf_callchain_context { |
428 | PERF_CONTEXT_HV = (__u64)-32, | |
429 | PERF_CONTEXT_KERNEL = (__u64)-128, | |
430 | PERF_CONTEXT_USER = (__u64)-512, | |
7522060c | 431 | |
f9188e02 PZ |
432 | PERF_CONTEXT_GUEST = (__u64)-2048, |
433 | PERF_CONTEXT_GUEST_KERNEL = (__u64)-2176, | |
434 | PERF_CONTEXT_GUEST_USER = (__u64)-2560, | |
435 | ||
436 | PERF_CONTEXT_MAX = (__u64)-4095, | |
7522060c IM |
437 | }; |
438 | ||
a4be7c27 PZ |
439 | #define PERF_FLAG_FD_NO_GROUP (1U << 0) |
440 | #define PERF_FLAG_FD_OUTPUT (1U << 1) | |
441 | ||
f3dfd265 | 442 | #ifdef __KERNEL__ |
9f66a381 | 443 | /* |
f3dfd265 | 444 | * Kernel-internal data types and definitions: |
9f66a381 IM |
445 | */ |
446 | ||
cdd6c482 IM |
447 | #ifdef CONFIG_PERF_EVENTS |
448 | # include <asm/perf_event.h> | |
f3dfd265 PM |
449 | #endif |
450 | ||
39447b38 ZY |
451 | struct perf_guest_info_callbacks { |
452 | int (*is_in_guest) (void); | |
453 | int (*is_user_mode) (void); | |
454 | unsigned long (*get_guest_ip) (void); | |
455 | }; | |
456 | ||
2ff6cfd7 AB |
457 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
458 | #include <asm/hw_breakpoint.h> | |
459 | #endif | |
460 | ||
f3dfd265 PM |
461 | #include <linux/list.h> |
462 | #include <linux/mutex.h> | |
463 | #include <linux/rculist.h> | |
464 | #include <linux/rcupdate.h> | |
465 | #include <linux/spinlock.h> | |
d6d020e9 | 466 | #include <linux/hrtimer.h> |
3c446b3d | 467 | #include <linux/fs.h> |
709e50cf | 468 | #include <linux/pid_namespace.h> |
906010b2 | 469 | #include <linux/workqueue.h> |
5331d7b8 | 470 | #include <linux/ftrace.h> |
85cfabbc | 471 | #include <linux/cpu.h> |
f3dfd265 PM |
472 | #include <asm/atomic.h> |
473 | ||
f9188e02 PZ |
474 | #define PERF_MAX_STACK_DEPTH 255 |
475 | ||
476 | struct perf_callchain_entry { | |
477 | __u64 nr; | |
478 | __u64 ip[PERF_MAX_STACK_DEPTH]; | |
479 | }; | |
480 | ||
3a43ce68 FW |
481 | struct perf_raw_record { |
482 | u32 size; | |
483 | void *data; | |
f413cdb8 FW |
484 | }; |
485 | ||
caff2bef PZ |
486 | struct perf_branch_entry { |
487 | __u64 from; | |
488 | __u64 to; | |
489 | __u64 flags; | |
490 | }; | |
491 | ||
492 | struct perf_branch_stack { | |
493 | __u64 nr; | |
494 | struct perf_branch_entry entries[0]; | |
495 | }; | |
496 | ||
f3dfd265 PM |
497 | struct task_struct; |
498 | ||
0793a61d | 499 | /** |
cdd6c482 | 500 | * struct hw_perf_event - performance event hardware details: |
0793a61d | 501 | */ |
cdd6c482 IM |
502 | struct hw_perf_event { |
503 | #ifdef CONFIG_PERF_EVENTS | |
d6d020e9 PZ |
504 | union { |
505 | struct { /* hardware */ | |
a308444c | 506 | u64 config; |
447a194b | 507 | u64 last_tag; |
a308444c | 508 | unsigned long config_base; |
cdd6c482 | 509 | unsigned long event_base; |
a308444c | 510 | int idx; |
447a194b | 511 | int last_cpu; |
d6d020e9 | 512 | }; |
721a669b SS |
513 | struct { /* software */ |
514 | s64 remaining; | |
a308444c | 515 | struct hrtimer hrtimer; |
d6d020e9 | 516 | }; |
24f1e32c | 517 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
dd8b1cf6 FW |
518 | /* breakpoint */ |
519 | struct arch_hw_breakpoint info; | |
24f1e32c | 520 | #endif |
d6d020e9 | 521 | }; |
ee06094f | 522 | atomic64_t prev_count; |
b23f3325 | 523 | u64 sample_period; |
9e350de3 | 524 | u64 last_period; |
ee06094f | 525 | atomic64_t period_left; |
60db5e09 | 526 | u64 interrupts; |
6a24ed6c | 527 | |
abd50713 PZ |
528 | u64 freq_time_stamp; |
529 | u64 freq_count_stamp; | |
ee06094f | 530 | #endif |
0793a61d TG |
531 | }; |
532 | ||
cdd6c482 | 533 | struct perf_event; |
621a01ea IM |
534 | |
535 | /** | |
4aeb0b42 | 536 | * struct pmu - generic performance monitoring unit |
621a01ea | 537 | */ |
4aeb0b42 | 538 | struct pmu { |
cdd6c482 IM |
539 | int (*enable) (struct perf_event *event); |
540 | void (*disable) (struct perf_event *event); | |
d76a0812 SE |
541 | int (*start) (struct perf_event *event); |
542 | void (*stop) (struct perf_event *event); | |
cdd6c482 IM |
543 | void (*read) (struct perf_event *event); |
544 | void (*unthrottle) (struct perf_event *event); | |
621a01ea IM |
545 | }; |
546 | ||
6a930700 | 547 | /** |
cdd6c482 | 548 | * enum perf_event_active_state - the states of a event |
6a930700 | 549 | */ |
cdd6c482 | 550 | enum perf_event_active_state { |
57c0c15b | 551 | PERF_EVENT_STATE_ERROR = -2, |
cdd6c482 IM |
552 | PERF_EVENT_STATE_OFF = -1, |
553 | PERF_EVENT_STATE_INACTIVE = 0, | |
57c0c15b | 554 | PERF_EVENT_STATE_ACTIVE = 1, |
6a930700 IM |
555 | }; |
556 | ||
9b51f66d IM |
557 | struct file; |
558 | ||
7b732a75 PZ |
559 | struct perf_mmap_data { |
560 | struct rcu_head rcu_head; | |
906010b2 PZ |
561 | #ifdef CONFIG_PERF_USE_VMALLOC |
562 | struct work_struct work; | |
563 | #endif | |
564 | int data_order; | |
8740f941 | 565 | int nr_pages; /* nr of data pages */ |
43a21ea8 | 566 | int writable; /* are we writable */ |
c5078f78 | 567 | int nr_locked; /* nr pages mlocked */ |
8740f941 | 568 | |
c33a0bc4 | 569 | atomic_t poll; /* POLL_ for wakeups */ |
cdd6c482 | 570 | atomic_t events; /* event_id limit */ |
8740f941 | 571 | |
8e3747c1 PZ |
572 | atomic_long_t head; /* write position */ |
573 | atomic_long_t done_head; /* completed head */ | |
574 | ||
c33a0bc4 | 575 | atomic_t lock; /* concurrent writes */ |
c66de4a5 | 576 | atomic_t wakeup; /* needs a wakeup */ |
43a21ea8 | 577 | atomic_t lost; /* nr records lost */ |
c66de4a5 | 578 | |
2667de81 PZ |
579 | long watermark; /* wakeup watermark */ |
580 | ||
57c0c15b | 581 | struct perf_event_mmap_page *user_page; |
0127c3ea | 582 | void *data_pages[0]; |
7b732a75 PZ |
583 | }; |
584 | ||
671dec5d PZ |
585 | struct perf_pending_entry { |
586 | struct perf_pending_entry *next; | |
587 | void (*func)(struct perf_pending_entry *); | |
925d519a PZ |
588 | }; |
589 | ||
453f19ee PZ |
590 | struct perf_sample_data; |
591 | ||
b326e956 FW |
592 | typedef void (*perf_overflow_handler_t)(struct perf_event *, int, |
593 | struct perf_sample_data *, | |
594 | struct pt_regs *regs); | |
595 | ||
d6f962b5 FW |
596 | enum perf_group_flag { |
597 | PERF_GROUP_SOFTWARE = 0x1, | |
598 | }; | |
599 | ||
76e1d904 FW |
600 | #define SWEVENT_HLIST_BITS 8 |
601 | #define SWEVENT_HLIST_SIZE (1 << SWEVENT_HLIST_BITS) | |
602 | ||
603 | struct swevent_hlist { | |
604 | struct hlist_head heads[SWEVENT_HLIST_SIZE]; | |
605 | struct rcu_head rcu_head; | |
606 | }; | |
607 | ||
0793a61d | 608 | /** |
cdd6c482 | 609 | * struct perf_event - performance event kernel representation: |
0793a61d | 610 | */ |
cdd6c482 IM |
611 | struct perf_event { |
612 | #ifdef CONFIG_PERF_EVENTS | |
65abc865 | 613 | struct list_head group_entry; |
592903cd | 614 | struct list_head event_entry; |
04289bb9 | 615 | struct list_head sibling_list; |
76e1d904 | 616 | struct hlist_node hlist_entry; |
0127c3ea | 617 | int nr_siblings; |
d6f962b5 | 618 | int group_flags; |
cdd6c482 IM |
619 | struct perf_event *group_leader; |
620 | struct perf_event *output; | |
4aeb0b42 | 621 | const struct pmu *pmu; |
04289bb9 | 622 | |
cdd6c482 | 623 | enum perf_event_active_state state; |
0793a61d | 624 | atomic64_t count; |
ee06094f | 625 | |
53cfbf59 | 626 | /* |
cdd6c482 | 627 | * These are the total time in nanoseconds that the event |
53cfbf59 | 628 | * has been enabled (i.e. eligible to run, and the task has |
cdd6c482 | 629 | * been scheduled in, if this is a per-task event) |
53cfbf59 PM |
630 | * and running (scheduled onto the CPU), respectively. |
631 | * | |
632 | * They are computed from tstamp_enabled, tstamp_running and | |
cdd6c482 | 633 | * tstamp_stopped when the event is in INACTIVE or ACTIVE state. |
53cfbf59 PM |
634 | */ |
635 | u64 total_time_enabled; | |
636 | u64 total_time_running; | |
637 | ||
638 | /* | |
639 | * These are timestamps used for computing total_time_enabled | |
cdd6c482 | 640 | * and total_time_running when the event is in INACTIVE or |
53cfbf59 PM |
641 | * ACTIVE state, measured in nanoseconds from an arbitrary point |
642 | * in time. | |
cdd6c482 IM |
643 | * tstamp_enabled: the notional time when the event was enabled |
644 | * tstamp_running: the notional time when the event was scheduled on | |
53cfbf59 | 645 | * tstamp_stopped: in INACTIVE state, the notional time when the |
cdd6c482 | 646 | * event was scheduled off. |
53cfbf59 PM |
647 | */ |
648 | u64 tstamp_enabled; | |
649 | u64 tstamp_running; | |
650 | u64 tstamp_stopped; | |
651 | ||
24f1e32c | 652 | struct perf_event_attr attr; |
cdd6c482 | 653 | struct hw_perf_event hw; |
0793a61d | 654 | |
cdd6c482 | 655 | struct perf_event_context *ctx; |
9b51f66d | 656 | struct file *filp; |
0793a61d | 657 | |
53cfbf59 PM |
658 | /* |
659 | * These accumulate total time (in nanoseconds) that children | |
cdd6c482 | 660 | * events have been enabled and running, respectively. |
53cfbf59 PM |
661 | */ |
662 | atomic64_t child_total_time_enabled; | |
663 | atomic64_t child_total_time_running; | |
664 | ||
0793a61d | 665 | /* |
d859e29f | 666 | * Protect attach/detach and child_list: |
0793a61d | 667 | */ |
fccc714b PZ |
668 | struct mutex child_mutex; |
669 | struct list_head child_list; | |
cdd6c482 | 670 | struct perf_event *parent; |
0793a61d TG |
671 | |
672 | int oncpu; | |
673 | int cpu; | |
674 | ||
082ff5a2 PZ |
675 | struct list_head owner_entry; |
676 | struct task_struct *owner; | |
677 | ||
7b732a75 PZ |
678 | /* mmap bits */ |
679 | struct mutex mmap_mutex; | |
680 | atomic_t mmap_count; | |
681 | struct perf_mmap_data *data; | |
37d81828 | 682 | |
7b732a75 | 683 | /* poll related */ |
0793a61d | 684 | wait_queue_head_t waitq; |
3c446b3d | 685 | struct fasync_struct *fasync; |
79f14641 PZ |
686 | |
687 | /* delayed work for NMIs and such */ | |
688 | int pending_wakeup; | |
4c9e2542 | 689 | int pending_kill; |
79f14641 | 690 | int pending_disable; |
671dec5d | 691 | struct perf_pending_entry pending; |
592903cd | 692 | |
79f14641 PZ |
693 | atomic_t event_limit; |
694 | ||
cdd6c482 | 695 | void (*destroy)(struct perf_event *); |
592903cd | 696 | struct rcu_head rcu_head; |
709e50cf PZ |
697 | |
698 | struct pid_namespace *ns; | |
8e5799b1 | 699 | u64 id; |
6fb2915d | 700 | |
b326e956 | 701 | perf_overflow_handler_t overflow_handler; |
453f19ee | 702 | |
07b139c8 | 703 | #ifdef CONFIG_EVENT_TRACING |
6fb2915d | 704 | struct event_filter *filter; |
ee06094f | 705 | #endif |
6fb2915d LZ |
706 | |
707 | #endif /* CONFIG_PERF_EVENTS */ | |
0793a61d TG |
708 | }; |
709 | ||
710 | /** | |
cdd6c482 | 711 | * struct perf_event_context - event context structure |
0793a61d | 712 | * |
cdd6c482 | 713 | * Used as a container for task events and CPU events as well: |
0793a61d | 714 | */ |
cdd6c482 | 715 | struct perf_event_context { |
0793a61d | 716 | /* |
cdd6c482 | 717 | * Protect the states of the events in the list, |
d859e29f | 718 | * nr_active, and the list: |
0793a61d | 719 | */ |
e625cce1 | 720 | raw_spinlock_t lock; |
d859e29f | 721 | /* |
cdd6c482 | 722 | * Protect the list of events. Locking either mutex or lock |
d859e29f PM |
723 | * is sufficient to ensure the list doesn't change; to change |
724 | * the list you need to lock both the mutex and the spinlock. | |
725 | */ | |
a308444c | 726 | struct mutex mutex; |
04289bb9 | 727 | |
889ff015 FW |
728 | struct list_head pinned_groups; |
729 | struct list_head flexible_groups; | |
a308444c | 730 | struct list_head event_list; |
cdd6c482 | 731 | int nr_events; |
a308444c IM |
732 | int nr_active; |
733 | int is_active; | |
bfbd3381 | 734 | int nr_stat; |
a308444c IM |
735 | atomic_t refcount; |
736 | struct task_struct *task; | |
53cfbf59 PM |
737 | |
738 | /* | |
4af4998b | 739 | * Context clock, runs when context enabled. |
53cfbf59 | 740 | */ |
a308444c IM |
741 | u64 time; |
742 | u64 timestamp; | |
564c2b21 PM |
743 | |
744 | /* | |
745 | * These fields let us detect when two contexts have both | |
746 | * been cloned (inherited) from a common ancestor. | |
747 | */ | |
cdd6c482 | 748 | struct perf_event_context *parent_ctx; |
a308444c IM |
749 | u64 parent_gen; |
750 | u64 generation; | |
751 | int pin_count; | |
752 | struct rcu_head rcu_head; | |
0793a61d TG |
753 | }; |
754 | ||
755 | /** | |
cdd6c482 | 756 | * struct perf_event_cpu_context - per cpu event context structure |
0793a61d TG |
757 | */ |
758 | struct perf_cpu_context { | |
cdd6c482 IM |
759 | struct perf_event_context ctx; |
760 | struct perf_event_context *task_ctx; | |
0793a61d TG |
761 | int active_oncpu; |
762 | int max_pertask; | |
3b6f9e5c | 763 | int exclusive; |
76e1d904 FW |
764 | struct swevent_hlist *swevent_hlist; |
765 | struct mutex hlist_mutex; | |
766 | int hlist_refcount; | |
96f6d444 PZ |
767 | |
768 | /* | |
769 | * Recursion avoidance: | |
770 | * | |
771 | * task, softirq, irq, nmi context | |
772 | */ | |
22a4f650 | 773 | int recursion[4]; |
0793a61d TG |
774 | }; |
775 | ||
5622f295 | 776 | struct perf_output_handle { |
57c0c15b IM |
777 | struct perf_event *event; |
778 | struct perf_mmap_data *data; | |
779 | unsigned long head; | |
780 | unsigned long offset; | |
781 | int nmi; | |
782 | int sample; | |
783 | int locked; | |
5622f295 MM |
784 | }; |
785 | ||
cdd6c482 | 786 | #ifdef CONFIG_PERF_EVENTS |
829b42dd | 787 | |
0793a61d TG |
788 | /* |
789 | * Set by architecture code: | |
790 | */ | |
cdd6c482 | 791 | extern int perf_max_events; |
0793a61d | 792 | |
cdd6c482 | 793 | extern const struct pmu *hw_perf_event_init(struct perf_event *event); |
621a01ea | 794 | |
49f47433 | 795 | extern void perf_event_task_sched_in(struct task_struct *task); |
184f412c | 796 | extern void perf_event_task_sched_out(struct task_struct *task, struct task_struct *next); |
49f47433 | 797 | extern void perf_event_task_tick(struct task_struct *task); |
cdd6c482 IM |
798 | extern int perf_event_init_task(struct task_struct *child); |
799 | extern void perf_event_exit_task(struct task_struct *child); | |
800 | extern void perf_event_free_task(struct task_struct *task); | |
801 | extern void set_perf_event_pending(void); | |
802 | extern void perf_event_do_pending(void); | |
803 | extern void perf_event_print_debug(void); | |
9e35ad38 PZ |
804 | extern void __perf_disable(void); |
805 | extern bool __perf_enable(void); | |
806 | extern void perf_disable(void); | |
807 | extern void perf_enable(void); | |
cdd6c482 IM |
808 | extern int perf_event_task_disable(void); |
809 | extern int perf_event_task_enable(void); | |
810 | extern int hw_perf_group_sched_in(struct perf_event *group_leader, | |
3cbed429 | 811 | struct perf_cpu_context *cpuctx, |
6e37738a | 812 | struct perf_event_context *ctx); |
cdd6c482 | 813 | extern void perf_event_update_userpage(struct perf_event *event); |
fb0459d7 AV |
814 | extern int perf_event_release_kernel(struct perf_event *event); |
815 | extern struct perf_event * | |
816 | perf_event_create_kernel_counter(struct perf_event_attr *attr, | |
817 | int cpu, | |
97eaf530 | 818 | pid_t pid, |
b326e956 | 819 | perf_overflow_handler_t callback); |
59ed446f PZ |
820 | extern u64 perf_event_read_value(struct perf_event *event, |
821 | u64 *enabled, u64 *running); | |
5c92d124 | 822 | |
df1a132b | 823 | struct perf_sample_data { |
5622f295 MM |
824 | u64 type; |
825 | ||
826 | u64 ip; | |
827 | struct { | |
828 | u32 pid; | |
829 | u32 tid; | |
830 | } tid_entry; | |
831 | u64 time; | |
a308444c | 832 | u64 addr; |
5622f295 MM |
833 | u64 id; |
834 | u64 stream_id; | |
835 | struct { | |
836 | u32 cpu; | |
837 | u32 reserved; | |
838 | } cpu_entry; | |
a308444c | 839 | u64 period; |
5622f295 | 840 | struct perf_callchain_entry *callchain; |
3a43ce68 | 841 | struct perf_raw_record *raw; |
df1a132b PZ |
842 | }; |
843 | ||
dc1d628a PZ |
844 | static inline |
845 | void perf_sample_data_init(struct perf_sample_data *data, u64 addr) | |
846 | { | |
847 | data->addr = addr; | |
848 | data->raw = NULL; | |
849 | } | |
850 | ||
5622f295 MM |
851 | extern void perf_output_sample(struct perf_output_handle *handle, |
852 | struct perf_event_header *header, | |
853 | struct perf_sample_data *data, | |
cdd6c482 | 854 | struct perf_event *event); |
5622f295 MM |
855 | extern void perf_prepare_sample(struct perf_event_header *header, |
856 | struct perf_sample_data *data, | |
cdd6c482 | 857 | struct perf_event *event, |
5622f295 MM |
858 | struct pt_regs *regs); |
859 | ||
cdd6c482 | 860 | extern int perf_event_overflow(struct perf_event *event, int nmi, |
5622f295 MM |
861 | struct perf_sample_data *data, |
862 | struct pt_regs *regs); | |
df1a132b | 863 | |
3b6f9e5c | 864 | /* |
cdd6c482 | 865 | * Return 1 for a software event, 0 for a hardware event |
3b6f9e5c | 866 | */ |
cdd6c482 | 867 | static inline int is_software_event(struct perf_event *event) |
3b6f9e5c | 868 | { |
92b67598 PZ |
869 | switch (event->attr.type) { |
870 | case PERF_TYPE_SOFTWARE: | |
871 | case PERF_TYPE_TRACEPOINT: | |
872 | /* for now the breakpoint stuff also works as software event */ | |
873 | case PERF_TYPE_BREAKPOINT: | |
874 | return 1; | |
875 | } | |
876 | return 0; | |
3b6f9e5c PM |
877 | } |
878 | ||
cdd6c482 | 879 | extern atomic_t perf_swevent_enabled[PERF_COUNT_SW_MAX]; |
f29ac756 | 880 | |
cdd6c482 | 881 | extern void __perf_sw_event(u32, u64, int, struct pt_regs *, u64); |
f29ac756 | 882 | |
5331d7b8 FW |
883 | extern void |
884 | perf_arch_fetch_caller_regs(struct pt_regs *regs, unsigned long ip, int skip); | |
885 | ||
886 | /* | |
887 | * Take a snapshot of the regs. Skip ip and frame pointer to | |
888 | * the nth caller. We only need a few of the regs: | |
889 | * - ip for PERF_SAMPLE_IP | |
890 | * - cs for user_mode() tests | |
891 | * - bp for callchains | |
892 | * - eflags, for future purposes, just in case | |
893 | */ | |
894 | static inline void perf_fetch_caller_regs(struct pt_regs *regs, int skip) | |
895 | { | |
896 | unsigned long ip; | |
897 | ||
898 | memset(regs, 0, sizeof(*regs)); | |
899 | ||
900 | switch (skip) { | |
901 | case 1 : | |
902 | ip = CALLER_ADDR0; | |
903 | break; | |
904 | case 2 : | |
905 | ip = CALLER_ADDR1; | |
906 | break; | |
907 | case 3 : | |
908 | ip = CALLER_ADDR2; | |
909 | break; | |
910 | case 4: | |
911 | ip = CALLER_ADDR3; | |
912 | break; | |
913 | /* No need to support further for now */ | |
914 | default: | |
915 | ip = 0; | |
916 | } | |
917 | ||
918 | return perf_arch_fetch_caller_regs(regs, ip, skip); | |
919 | } | |
920 | ||
e49a5bd3 FW |
921 | static inline void |
922 | perf_sw_event(u32 event_id, u64 nr, int nmi, struct pt_regs *regs, u64 addr) | |
923 | { | |
924 | if (atomic_read(&perf_swevent_enabled[event_id])) { | |
925 | struct pt_regs hot_regs; | |
926 | ||
927 | if (!regs) { | |
928 | perf_fetch_caller_regs(&hot_regs, 1); | |
929 | regs = &hot_regs; | |
930 | } | |
931 | __perf_sw_event(event_id, nr, nmi, regs, addr); | |
932 | } | |
933 | } | |
934 | ||
cdd6c482 | 935 | extern void __perf_event_mmap(struct vm_area_struct *vma); |
089dd79d | 936 | |
cdd6c482 | 937 | static inline void perf_event_mmap(struct vm_area_struct *vma) |
089dd79d PZ |
938 | { |
939 | if (vma->vm_flags & VM_EXEC) | |
cdd6c482 | 940 | __perf_event_mmap(vma); |
089dd79d | 941 | } |
0a4a9391 | 942 | |
39447b38 ZY |
943 | extern struct perf_guest_info_callbacks *perf_guest_cbs; |
944 | extern int perf_register_guest_info_callbacks( | |
945 | struct perf_guest_info_callbacks *); | |
946 | extern int perf_unregister_guest_info_callbacks( | |
947 | struct perf_guest_info_callbacks *); | |
948 | ||
cdd6c482 IM |
949 | extern void perf_event_comm(struct task_struct *tsk); |
950 | extern void perf_event_fork(struct task_struct *tsk); | |
8d1b2d93 | 951 | |
394ee076 PZ |
952 | extern struct perf_callchain_entry *perf_callchain(struct pt_regs *regs); |
953 | ||
cdd6c482 IM |
954 | extern int sysctl_perf_event_paranoid; |
955 | extern int sysctl_perf_event_mlock; | |
956 | extern int sysctl_perf_event_sample_rate; | |
1ccd1549 | 957 | |
320ebf09 PZ |
958 | static inline bool perf_paranoid_tracepoint_raw(void) |
959 | { | |
960 | return sysctl_perf_event_paranoid > -1; | |
961 | } | |
962 | ||
963 | static inline bool perf_paranoid_cpu(void) | |
964 | { | |
965 | return sysctl_perf_event_paranoid > 0; | |
966 | } | |
967 | ||
968 | static inline bool perf_paranoid_kernel(void) | |
969 | { | |
970 | return sysctl_perf_event_paranoid > 1; | |
971 | } | |
972 | ||
cdd6c482 | 973 | extern void perf_event_init(void); |
5331d7b8 FW |
974 | extern void perf_tp_event(int event_id, u64 addr, u64 count, void *record, |
975 | int entry_size, struct pt_regs *regs); | |
24f1e32c | 976 | extern void perf_bp_event(struct perf_event *event, void *data); |
0d905bca | 977 | |
9d23a90a | 978 | #ifndef perf_misc_flags |
cdd6c482 IM |
979 | #define perf_misc_flags(regs) (user_mode(regs) ? PERF_RECORD_MISC_USER : \ |
980 | PERF_RECORD_MISC_KERNEL) | |
9d23a90a PM |
981 | #define perf_instruction_pointer(regs) instruction_pointer(regs) |
982 | #endif | |
983 | ||
5622f295 | 984 | extern int perf_output_begin(struct perf_output_handle *handle, |
cdd6c482 | 985 | struct perf_event *event, unsigned int size, |
5622f295 MM |
986 | int nmi, int sample); |
987 | extern void perf_output_end(struct perf_output_handle *handle); | |
988 | extern void perf_output_copy(struct perf_output_handle *handle, | |
989 | const void *buf, unsigned int len); | |
4ed7c92d PZ |
990 | extern int perf_swevent_get_recursion_context(void); |
991 | extern void perf_swevent_put_recursion_context(int rctx); | |
44234adc FW |
992 | extern void perf_event_enable(struct perf_event *event); |
993 | extern void perf_event_disable(struct perf_event *event); | |
0793a61d TG |
994 | #else |
995 | static inline void | |
49f47433 | 996 | perf_event_task_sched_in(struct task_struct *task) { } |
0793a61d | 997 | static inline void |
cdd6c482 | 998 | perf_event_task_sched_out(struct task_struct *task, |
49f47433 | 999 | struct task_struct *next) { } |
0793a61d | 1000 | static inline void |
49f47433 | 1001 | perf_event_task_tick(struct task_struct *task) { } |
cdd6c482 IM |
1002 | static inline int perf_event_init_task(struct task_struct *child) { return 0; } |
1003 | static inline void perf_event_exit_task(struct task_struct *child) { } | |
1004 | static inline void perf_event_free_task(struct task_struct *task) { } | |
57c0c15b IM |
1005 | static inline void perf_event_do_pending(void) { } |
1006 | static inline void perf_event_print_debug(void) { } | |
9e35ad38 PZ |
1007 | static inline void perf_disable(void) { } |
1008 | static inline void perf_enable(void) { } | |
57c0c15b IM |
1009 | static inline int perf_event_task_disable(void) { return -EINVAL; } |
1010 | static inline int perf_event_task_enable(void) { return -EINVAL; } | |
15dbf27c | 1011 | |
925d519a | 1012 | static inline void |
cdd6c482 | 1013 | perf_sw_event(u32 event_id, u64 nr, int nmi, |
78f13e95 | 1014 | struct pt_regs *regs, u64 addr) { } |
24f1e32c | 1015 | static inline void |
184f412c | 1016 | perf_bp_event(struct perf_event *event, void *data) { } |
0a4a9391 | 1017 | |
39447b38 ZY |
1018 | static inline int perf_register_guest_info_callbacks |
1019 | (struct perf_guest_info_callbacks *) {return 0; } | |
1020 | static inline int perf_unregister_guest_info_callbacks | |
1021 | (struct perf_guest_info_callbacks *) {return 0; } | |
1022 | ||
57c0c15b | 1023 | static inline void perf_event_mmap(struct vm_area_struct *vma) { } |
cdd6c482 IM |
1024 | static inline void perf_event_comm(struct task_struct *tsk) { } |
1025 | static inline void perf_event_fork(struct task_struct *tsk) { } | |
1026 | static inline void perf_event_init(void) { } | |
184f412c | 1027 | static inline int perf_swevent_get_recursion_context(void) { return -1; } |
4ed7c92d | 1028 | static inline void perf_swevent_put_recursion_context(int rctx) { } |
44234adc FW |
1029 | static inline void perf_event_enable(struct perf_event *event) { } |
1030 | static inline void perf_event_disable(struct perf_event *event) { } | |
0793a61d TG |
1031 | #endif |
1032 | ||
5622f295 MM |
1033 | #define perf_output_put(handle, x) \ |
1034 | perf_output_copy((handle), &(x), sizeof(x)) | |
1035 | ||
3f6da390 PZ |
1036 | /* |
1037 | * This has to have a higher priority than migration_notifier in sched.c. | |
1038 | */ | |
1039 | #define perf_cpu_notifier(fn) \ | |
1040 | do { \ | |
1041 | static struct notifier_block fn##_nb __cpuinitdata = \ | |
1042 | { .notifier_call = fn, .priority = 20 }; \ | |
1043 | fn(&fn##_nb, (unsigned long)CPU_UP_PREPARE, \ | |
1044 | (void *)(unsigned long)smp_processor_id()); \ | |
1045 | fn(&fn##_nb, (unsigned long)CPU_STARTING, \ | |
1046 | (void *)(unsigned long)smp_processor_id()); \ | |
1047 | fn(&fn##_nb, (unsigned long)CPU_ONLINE, \ | |
1048 | (void *)(unsigned long)smp_processor_id()); \ | |
1049 | register_cpu_notifier(&fn##_nb); \ | |
1050 | } while (0) | |
1051 | ||
f3dfd265 | 1052 | #endif /* __KERNEL__ */ |
cdd6c482 | 1053 | #endif /* _LINUX_PERF_EVENT_H */ |