]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - include/linux/perf_event.h
perf: Fix endianness argument compatibility with OPT_BOOLEAN() and introduce OPT_INCR()
[mirror_ubuntu-bionic-kernel.git] / include / linux / perf_event.h
CommitLineData
0793a61d 1/*
57c0c15b 2 * Performance events:
0793a61d 3 *
a308444c
IM
4 * Copyright (C) 2008-2009, Thomas Gleixner <tglx@linutronix.de>
5 * Copyright (C) 2008-2009, Red Hat, Inc., Ingo Molnar
6 * Copyright (C) 2008-2009, Red Hat, Inc., Peter Zijlstra
0793a61d 7 *
57c0c15b 8 * Data type definitions, declarations, prototypes.
0793a61d 9 *
a308444c 10 * Started by: Thomas Gleixner and Ingo Molnar
0793a61d 11 *
57c0c15b 12 * For licencing details see kernel-base/COPYING
0793a61d 13 */
cdd6c482
IM
14#ifndef _LINUX_PERF_EVENT_H
15#define _LINUX_PERF_EVENT_H
0793a61d 16
f3dfd265
PM
17#include <linux/types.h>
18#include <linux/ioctl.h>
9aaa131a 19#include <asm/byteorder.h>
0793a61d
TG
20
21/*
9f66a381
IM
22 * User-space ABI bits:
23 */
24
25/*
0d48696f 26 * attr.type
0793a61d 27 */
1c432d89 28enum perf_type_id {
a308444c
IM
29 PERF_TYPE_HARDWARE = 0,
30 PERF_TYPE_SOFTWARE = 1,
31 PERF_TYPE_TRACEPOINT = 2,
32 PERF_TYPE_HW_CACHE = 3,
33 PERF_TYPE_RAW = 4,
24f1e32c 34 PERF_TYPE_BREAKPOINT = 5,
b8e83514 35
a308444c 36 PERF_TYPE_MAX, /* non-ABI */
b8e83514 37};
6c594c21 38
b8e83514 39/*
cdd6c482
IM
40 * Generalized performance event event_id types, used by the
41 * attr.event_id parameter of the sys_perf_event_open()
a308444c 42 * syscall:
b8e83514 43 */
1c432d89 44enum perf_hw_id {
9f66a381 45 /*
b8e83514 46 * Common hardware events, generalized by the kernel:
9f66a381 47 */
f4dbfa8f
PZ
48 PERF_COUNT_HW_CPU_CYCLES = 0,
49 PERF_COUNT_HW_INSTRUCTIONS = 1,
50 PERF_COUNT_HW_CACHE_REFERENCES = 2,
51 PERF_COUNT_HW_CACHE_MISSES = 3,
52 PERF_COUNT_HW_BRANCH_INSTRUCTIONS = 4,
53 PERF_COUNT_HW_BRANCH_MISSES = 5,
54 PERF_COUNT_HW_BUS_CYCLES = 6,
55
a308444c 56 PERF_COUNT_HW_MAX, /* non-ABI */
b8e83514 57};
e077df4f 58
8326f44d 59/*
cdd6c482 60 * Generalized hardware cache events:
8326f44d 61 *
8be6e8f3 62 * { L1-D, L1-I, LLC, ITLB, DTLB, BPU } x
8326f44d
IM
63 * { read, write, prefetch } x
64 * { accesses, misses }
65 */
1c432d89 66enum perf_hw_cache_id {
a308444c
IM
67 PERF_COUNT_HW_CACHE_L1D = 0,
68 PERF_COUNT_HW_CACHE_L1I = 1,
69 PERF_COUNT_HW_CACHE_LL = 2,
70 PERF_COUNT_HW_CACHE_DTLB = 3,
71 PERF_COUNT_HW_CACHE_ITLB = 4,
72 PERF_COUNT_HW_CACHE_BPU = 5,
73
74 PERF_COUNT_HW_CACHE_MAX, /* non-ABI */
8326f44d
IM
75};
76
1c432d89 77enum perf_hw_cache_op_id {
a308444c
IM
78 PERF_COUNT_HW_CACHE_OP_READ = 0,
79 PERF_COUNT_HW_CACHE_OP_WRITE = 1,
80 PERF_COUNT_HW_CACHE_OP_PREFETCH = 2,
8326f44d 81
a308444c 82 PERF_COUNT_HW_CACHE_OP_MAX, /* non-ABI */
8326f44d
IM
83};
84
1c432d89
PZ
85enum perf_hw_cache_op_result_id {
86 PERF_COUNT_HW_CACHE_RESULT_ACCESS = 0,
87 PERF_COUNT_HW_CACHE_RESULT_MISS = 1,
8326f44d 88
a308444c 89 PERF_COUNT_HW_CACHE_RESULT_MAX, /* non-ABI */
8326f44d
IM
90};
91
b8e83514 92/*
cdd6c482
IM
93 * Special "software" events provided by the kernel, even if the hardware
94 * does not support performance events. These events measure various
b8e83514
PZ
95 * physical and sw events of the kernel (and allow the profiling of them as
96 * well):
97 */
1c432d89 98enum perf_sw_ids {
a308444c
IM
99 PERF_COUNT_SW_CPU_CLOCK = 0,
100 PERF_COUNT_SW_TASK_CLOCK = 1,
101 PERF_COUNT_SW_PAGE_FAULTS = 2,
102 PERF_COUNT_SW_CONTEXT_SWITCHES = 3,
103 PERF_COUNT_SW_CPU_MIGRATIONS = 4,
104 PERF_COUNT_SW_PAGE_FAULTS_MIN = 5,
105 PERF_COUNT_SW_PAGE_FAULTS_MAJ = 6,
f7d79860
AB
106 PERF_COUNT_SW_ALIGNMENT_FAULTS = 7,
107 PERF_COUNT_SW_EMULATION_FAULTS = 8,
a308444c
IM
108
109 PERF_COUNT_SW_MAX, /* non-ABI */
0793a61d
TG
110};
111
8a057d84 112/*
0d48696f 113 * Bits that can be set in attr.sample_type to request information
8a057d84
PZ
114 * in the overflow packets.
115 */
cdd6c482 116enum perf_event_sample_format {
a308444c
IM
117 PERF_SAMPLE_IP = 1U << 0,
118 PERF_SAMPLE_TID = 1U << 1,
119 PERF_SAMPLE_TIME = 1U << 2,
120 PERF_SAMPLE_ADDR = 1U << 3,
3dab77fb 121 PERF_SAMPLE_READ = 1U << 4,
a308444c
IM
122 PERF_SAMPLE_CALLCHAIN = 1U << 5,
123 PERF_SAMPLE_ID = 1U << 6,
124 PERF_SAMPLE_CPU = 1U << 7,
125 PERF_SAMPLE_PERIOD = 1U << 8,
7f453c24 126 PERF_SAMPLE_STREAM_ID = 1U << 9,
3a43ce68 127 PERF_SAMPLE_RAW = 1U << 10,
974802ea 128
f413cdb8 129 PERF_SAMPLE_MAX = 1U << 11, /* non-ABI */
8a057d84
PZ
130};
131
53cfbf59 132/*
cdd6c482 133 * The format of the data returned by read() on a perf event fd,
3dab77fb
PZ
134 * as specified by attr.read_format:
135 *
136 * struct read_format {
57c0c15b
IM
137 * { u64 value;
138 * { u64 time_enabled; } && PERF_FORMAT_ENABLED
139 * { u64 time_running; } && PERF_FORMAT_RUNNING
140 * { u64 id; } && PERF_FORMAT_ID
141 * } && !PERF_FORMAT_GROUP
3dab77fb 142 *
57c0c15b
IM
143 * { u64 nr;
144 * { u64 time_enabled; } && PERF_FORMAT_ENABLED
145 * { u64 time_running; } && PERF_FORMAT_RUNNING
146 * { u64 value;
147 * { u64 id; } && PERF_FORMAT_ID
148 * } cntr[nr];
149 * } && PERF_FORMAT_GROUP
3dab77fb 150 * };
53cfbf59 151 */
cdd6c482 152enum perf_event_read_format {
a308444c
IM
153 PERF_FORMAT_TOTAL_TIME_ENABLED = 1U << 0,
154 PERF_FORMAT_TOTAL_TIME_RUNNING = 1U << 1,
155 PERF_FORMAT_ID = 1U << 2,
3dab77fb 156 PERF_FORMAT_GROUP = 1U << 3,
974802ea 157
57c0c15b 158 PERF_FORMAT_MAX = 1U << 4, /* non-ABI */
53cfbf59
PM
159};
160
974802ea
PZ
161#define PERF_ATTR_SIZE_VER0 64 /* sizeof first published struct */
162
9f66a381 163/*
cdd6c482 164 * Hardware event_id to monitor via a performance monitoring event:
9f66a381 165 */
cdd6c482 166struct perf_event_attr {
974802ea 167
f4a2deb4 168 /*
a21ca2ca
IM
169 * Major type: hardware/software/tracepoint/etc.
170 */
171 __u32 type;
974802ea
PZ
172
173 /*
174 * Size of the attr structure, for fwd/bwd compat.
175 */
176 __u32 size;
a21ca2ca
IM
177
178 /*
179 * Type specific configuration information.
f4a2deb4
PZ
180 */
181 __u64 config;
9f66a381 182
60db5e09 183 union {
b23f3325
PZ
184 __u64 sample_period;
185 __u64 sample_freq;
60db5e09
PZ
186 };
187
b23f3325
PZ
188 __u64 sample_type;
189 __u64 read_format;
9f66a381 190
2743a5b0 191 __u64 disabled : 1, /* off by default */
0475f9ea
PM
192 inherit : 1, /* children inherit it */
193 pinned : 1, /* must always be on PMU */
194 exclusive : 1, /* only group on PMU */
195 exclude_user : 1, /* don't count user */
196 exclude_kernel : 1, /* ditto kernel */
197 exclude_hv : 1, /* ditto hypervisor */
2743a5b0 198 exclude_idle : 1, /* don't count when idle */
0a4a9391 199 mmap : 1, /* include mmap data */
8d1b2d93 200 comm : 1, /* include comm data */
60db5e09 201 freq : 1, /* use freq, not period */
bfbd3381 202 inherit_stat : 1, /* per task counts */
57e7986e 203 enable_on_exec : 1, /* next exec enables */
9f498cc5 204 task : 1, /* trace fork/exit */
2667de81 205 watermark : 1, /* wakeup_watermark */
ca037701 206 precise : 1, /* OoO invariant counter */
0475f9ea 207
ca037701 208 __reserved_1 : 48;
2743a5b0 209
2667de81
PZ
210 union {
211 __u32 wakeup_events; /* wakeup every n events */
212 __u32 wakeup_watermark; /* bytes before wakeup */
213 };
24f1e32c 214
f13c12c6 215 __u32 bp_type;
cd757645
MS
216 __u64 bp_addr;
217 __u64 bp_len;
eab656ae
TG
218};
219
d859e29f 220/*
cdd6c482 221 * Ioctls that can be done on a perf event fd:
d859e29f 222 */
cdd6c482 223#define PERF_EVENT_IOC_ENABLE _IO ('$', 0)
57c0c15b
IM
224#define PERF_EVENT_IOC_DISABLE _IO ('$', 1)
225#define PERF_EVENT_IOC_REFRESH _IO ('$', 2)
cdd6c482 226#define PERF_EVENT_IOC_RESET _IO ('$', 3)
4c49b128 227#define PERF_EVENT_IOC_PERIOD _IOW('$', 4, __u64)
cdd6c482 228#define PERF_EVENT_IOC_SET_OUTPUT _IO ('$', 5)
6fb2915d 229#define PERF_EVENT_IOC_SET_FILTER _IOW('$', 6, char *)
cdd6c482
IM
230
231enum perf_event_ioc_flags {
3df5edad
PZ
232 PERF_IOC_FLAG_GROUP = 1U << 0,
233};
d859e29f 234
37d81828
PM
235/*
236 * Structure of the page that can be mapped via mmap
237 */
cdd6c482 238struct perf_event_mmap_page {
37d81828
PM
239 __u32 version; /* version number of this structure */
240 __u32 compat_version; /* lowest version this is compat with */
38ff667b
PZ
241
242 /*
cdd6c482 243 * Bits needed to read the hw events in user-space.
38ff667b 244 *
92f22a38
PZ
245 * u32 seq;
246 * s64 count;
38ff667b 247 *
a2e87d06
PZ
248 * do {
249 * seq = pc->lock;
38ff667b 250 *
a2e87d06
PZ
251 * barrier()
252 * if (pc->index) {
253 * count = pmc_read(pc->index - 1);
254 * count += pc->offset;
255 * } else
256 * goto regular_read;
38ff667b 257 *
a2e87d06
PZ
258 * barrier();
259 * } while (pc->lock != seq);
38ff667b 260 *
92f22a38
PZ
261 * NOTE: for obvious reason this only works on self-monitoring
262 * processes.
38ff667b 263 */
37d81828 264 __u32 lock; /* seqlock for synchronization */
cdd6c482
IM
265 __u32 index; /* hardware event identifier */
266 __s64 offset; /* add to hardware event value */
267 __u64 time_enabled; /* time event active */
268 __u64 time_running; /* time event on cpu */
7b732a75 269
41f95331
PZ
270 /*
271 * Hole for extension of the self monitor capabilities
272 */
273
7f8b4e4e 274 __u64 __reserved[123]; /* align to 1k */
41f95331 275
38ff667b
PZ
276 /*
277 * Control data for the mmap() data buffer.
278 *
43a21ea8
PZ
279 * User-space reading the @data_head value should issue an rmb(), on
280 * SMP capable platforms, after reading this value -- see
cdd6c482 281 * perf_event_wakeup().
43a21ea8
PZ
282 *
283 * When the mapping is PROT_WRITE the @data_tail value should be
284 * written by userspace to reflect the last read data. In this case
285 * the kernel will not over-write unread data.
38ff667b 286 */
8e3747c1 287 __u64 data_head; /* head in the data section */
43a21ea8 288 __u64 data_tail; /* user-space written tail */
37d81828
PM
289};
290
cdd6c482 291#define PERF_RECORD_MISC_CPUMODE_MASK (3 << 0)
184f412c 292#define PERF_RECORD_MISC_CPUMODE_UNKNOWN (0 << 0)
cdd6c482
IM
293#define PERF_RECORD_MISC_KERNEL (1 << 0)
294#define PERF_RECORD_MISC_USER (2 << 0)
295#define PERF_RECORD_MISC_HYPERVISOR (3 << 0)
6fab0192 296
ef21f683
PZ
297#define PERF_RECORD_MISC_EXACT (1 << 14)
298/*
299 * Reserve the last bit to indicate some extended misc field
300 */
301#define PERF_RECORD_MISC_EXT_RESERVED (1 << 15)
302
5c148194
PZ
303struct perf_event_header {
304 __u32 type;
6fab0192
PZ
305 __u16 misc;
306 __u16 size;
5c148194
PZ
307};
308
309enum perf_event_type {
5ed00415 310
0c593b34
PZ
311 /*
312 * The MMAP events record the PROT_EXEC mappings so that we can
313 * correlate userspace IPs to code. They have the following structure:
314 *
315 * struct {
0127c3ea 316 * struct perf_event_header header;
0c593b34 317 *
0127c3ea
IM
318 * u32 pid, tid;
319 * u64 addr;
320 * u64 len;
321 * u64 pgoff;
322 * char filename[];
0c593b34
PZ
323 * };
324 */
cdd6c482 325 PERF_RECORD_MMAP = 1,
0a4a9391 326
43a21ea8
PZ
327 /*
328 * struct {
57c0c15b
IM
329 * struct perf_event_header header;
330 * u64 id;
331 * u64 lost;
43a21ea8
PZ
332 * };
333 */
cdd6c482 334 PERF_RECORD_LOST = 2,
43a21ea8 335
8d1b2d93
PZ
336 /*
337 * struct {
0127c3ea 338 * struct perf_event_header header;
8d1b2d93 339 *
0127c3ea
IM
340 * u32 pid, tid;
341 * char comm[];
8d1b2d93
PZ
342 * };
343 */
cdd6c482 344 PERF_RECORD_COMM = 3,
8d1b2d93 345
9f498cc5
PZ
346 /*
347 * struct {
348 * struct perf_event_header header;
349 * u32 pid, ppid;
350 * u32 tid, ptid;
393b2ad8 351 * u64 time;
9f498cc5
PZ
352 * };
353 */
cdd6c482 354 PERF_RECORD_EXIT = 4,
9f498cc5 355
26b119bc
PZ
356 /*
357 * struct {
0127c3ea
IM
358 * struct perf_event_header header;
359 * u64 time;
689802b2 360 * u64 id;
7f453c24 361 * u64 stream_id;
a78ac325
PZ
362 * };
363 */
184f412c
IM
364 PERF_RECORD_THROTTLE = 5,
365 PERF_RECORD_UNTHROTTLE = 6,
a78ac325 366
60313ebe
PZ
367 /*
368 * struct {
a21ca2ca
IM
369 * struct perf_event_header header;
370 * u32 pid, ppid;
9f498cc5 371 * u32 tid, ptid;
a6f10a2f 372 * u64 time;
60313ebe
PZ
373 * };
374 */
cdd6c482 375 PERF_RECORD_FORK = 7,
60313ebe 376
38b200d6
PZ
377 /*
378 * struct {
184f412c
IM
379 * struct perf_event_header header;
380 * u32 pid, tid;
3dab77fb 381 *
184f412c 382 * struct read_format values;
38b200d6
PZ
383 * };
384 */
cdd6c482 385 PERF_RECORD_READ = 8,
38b200d6 386
8a057d84 387 /*
0c593b34 388 * struct {
0127c3ea 389 * struct perf_event_header header;
0c593b34 390 *
43a21ea8
PZ
391 * { u64 ip; } && PERF_SAMPLE_IP
392 * { u32 pid, tid; } && PERF_SAMPLE_TID
393 * { u64 time; } && PERF_SAMPLE_TIME
394 * { u64 addr; } && PERF_SAMPLE_ADDR
e6e18ec7 395 * { u64 id; } && PERF_SAMPLE_ID
7f453c24 396 * { u64 stream_id;} && PERF_SAMPLE_STREAM_ID
43a21ea8 397 * { u32 cpu, res; } && PERF_SAMPLE_CPU
57c0c15b 398 * { u64 period; } && PERF_SAMPLE_PERIOD
0c593b34 399 *
3dab77fb 400 * { struct read_format values; } && PERF_SAMPLE_READ
0c593b34 401 *
f9188e02 402 * { u64 nr,
43a21ea8 403 * u64 ips[nr]; } && PERF_SAMPLE_CALLCHAIN
3dab77fb 404 *
57c0c15b
IM
405 * #
406 * # The RAW record below is opaque data wrt the ABI
407 * #
408 * # That is, the ABI doesn't make any promises wrt to
409 * # the stability of its content, it may vary depending
410 * # on event, hardware, kernel version and phase of
411 * # the moon.
412 * #
413 * # In other words, PERF_SAMPLE_RAW contents are not an ABI.
414 * #
3dab77fb 415 *
a044560c
PZ
416 * { u32 size;
417 * char data[size];}&& PERF_SAMPLE_RAW
0c593b34 418 * };
8a057d84 419 */
184f412c 420 PERF_RECORD_SAMPLE = 9,
e6e18ec7 421
cdd6c482 422 PERF_RECORD_MAX, /* non-ABI */
5c148194
PZ
423};
424
f9188e02
PZ
425enum perf_callchain_context {
426 PERF_CONTEXT_HV = (__u64)-32,
427 PERF_CONTEXT_KERNEL = (__u64)-128,
428 PERF_CONTEXT_USER = (__u64)-512,
7522060c 429
f9188e02
PZ
430 PERF_CONTEXT_GUEST = (__u64)-2048,
431 PERF_CONTEXT_GUEST_KERNEL = (__u64)-2176,
432 PERF_CONTEXT_GUEST_USER = (__u64)-2560,
433
434 PERF_CONTEXT_MAX = (__u64)-4095,
7522060c
IM
435};
436
a4be7c27
PZ
437#define PERF_FLAG_FD_NO_GROUP (1U << 0)
438#define PERF_FLAG_FD_OUTPUT (1U << 1)
439
f3dfd265 440#ifdef __KERNEL__
9f66a381 441/*
f3dfd265 442 * Kernel-internal data types and definitions:
9f66a381
IM
443 */
444
cdd6c482
IM
445#ifdef CONFIG_PERF_EVENTS
446# include <asm/perf_event.h>
f3dfd265
PM
447#endif
448
2ff6cfd7
AB
449#ifdef CONFIG_HAVE_HW_BREAKPOINT
450#include <asm/hw_breakpoint.h>
451#endif
452
f3dfd265
PM
453#include <linux/list.h>
454#include <linux/mutex.h>
455#include <linux/rculist.h>
456#include <linux/rcupdate.h>
457#include <linux/spinlock.h>
d6d020e9 458#include <linux/hrtimer.h>
3c446b3d 459#include <linux/fs.h>
709e50cf 460#include <linux/pid_namespace.h>
906010b2 461#include <linux/workqueue.h>
5331d7b8 462#include <linux/ftrace.h>
85cfabbc 463#include <linux/cpu.h>
f3dfd265
PM
464#include <asm/atomic.h>
465
f9188e02
PZ
466#define PERF_MAX_STACK_DEPTH 255
467
468struct perf_callchain_entry {
469 __u64 nr;
470 __u64 ip[PERF_MAX_STACK_DEPTH];
471};
472
3a43ce68
FW
473struct perf_raw_record {
474 u32 size;
475 void *data;
f413cdb8
FW
476};
477
caff2bef
PZ
478struct perf_branch_entry {
479 __u64 from;
480 __u64 to;
481 __u64 flags;
482};
483
484struct perf_branch_stack {
485 __u64 nr;
486 struct perf_branch_entry entries[0];
487};
488
f3dfd265
PM
489struct task_struct;
490
0793a61d 491/**
cdd6c482 492 * struct hw_perf_event - performance event hardware details:
0793a61d 493 */
cdd6c482
IM
494struct hw_perf_event {
495#ifdef CONFIG_PERF_EVENTS
d6d020e9
PZ
496 union {
497 struct { /* hardware */
a308444c 498 u64 config;
447a194b 499 u64 last_tag;
a308444c 500 unsigned long config_base;
cdd6c482 501 unsigned long event_base;
a308444c 502 int idx;
447a194b 503 int last_cpu;
d6d020e9 504 };
721a669b
SS
505 struct { /* software */
506 s64 remaining;
a308444c 507 struct hrtimer hrtimer;
d6d020e9 508 };
24f1e32c 509#ifdef CONFIG_HAVE_HW_BREAKPOINT
dd8b1cf6
FW
510 /* breakpoint */
511 struct arch_hw_breakpoint info;
24f1e32c 512#endif
d6d020e9 513 };
ee06094f 514 atomic64_t prev_count;
b23f3325 515 u64 sample_period;
9e350de3 516 u64 last_period;
ee06094f 517 atomic64_t period_left;
60db5e09 518 u64 interrupts;
6a24ed6c 519
abd50713
PZ
520 u64 freq_time_stamp;
521 u64 freq_count_stamp;
ee06094f 522#endif
0793a61d
TG
523};
524
cdd6c482 525struct perf_event;
621a01ea
IM
526
527/**
4aeb0b42 528 * struct pmu - generic performance monitoring unit
621a01ea 529 */
4aeb0b42 530struct pmu {
cdd6c482
IM
531 int (*enable) (struct perf_event *event);
532 void (*disable) (struct perf_event *event);
d76a0812
SE
533 int (*start) (struct perf_event *event);
534 void (*stop) (struct perf_event *event);
cdd6c482
IM
535 void (*read) (struct perf_event *event);
536 void (*unthrottle) (struct perf_event *event);
621a01ea
IM
537};
538
6a930700 539/**
cdd6c482 540 * enum perf_event_active_state - the states of a event
6a930700 541 */
cdd6c482 542enum perf_event_active_state {
57c0c15b 543 PERF_EVENT_STATE_ERROR = -2,
cdd6c482
IM
544 PERF_EVENT_STATE_OFF = -1,
545 PERF_EVENT_STATE_INACTIVE = 0,
57c0c15b 546 PERF_EVENT_STATE_ACTIVE = 1,
6a930700
IM
547};
548
9b51f66d
IM
549struct file;
550
7b732a75
PZ
551struct perf_mmap_data {
552 struct rcu_head rcu_head;
906010b2
PZ
553#ifdef CONFIG_PERF_USE_VMALLOC
554 struct work_struct work;
555#endif
556 int data_order;
8740f941 557 int nr_pages; /* nr of data pages */
43a21ea8 558 int writable; /* are we writable */
c5078f78 559 int nr_locked; /* nr pages mlocked */
8740f941 560
c33a0bc4 561 atomic_t poll; /* POLL_ for wakeups */
cdd6c482 562 atomic_t events; /* event_id limit */
8740f941 563
8e3747c1
PZ
564 atomic_long_t head; /* write position */
565 atomic_long_t done_head; /* completed head */
566
c33a0bc4 567 atomic_t lock; /* concurrent writes */
c66de4a5 568 atomic_t wakeup; /* needs a wakeup */
43a21ea8 569 atomic_t lost; /* nr records lost */
c66de4a5 570
2667de81
PZ
571 long watermark; /* wakeup watermark */
572
57c0c15b 573 struct perf_event_mmap_page *user_page;
0127c3ea 574 void *data_pages[0];
7b732a75
PZ
575};
576
671dec5d
PZ
577struct perf_pending_entry {
578 struct perf_pending_entry *next;
579 void (*func)(struct perf_pending_entry *);
925d519a
PZ
580};
581
453f19ee
PZ
582struct perf_sample_data;
583
b326e956
FW
584typedef void (*perf_overflow_handler_t)(struct perf_event *, int,
585 struct perf_sample_data *,
586 struct pt_regs *regs);
587
d6f962b5
FW
588enum perf_group_flag {
589 PERF_GROUP_SOFTWARE = 0x1,
590};
591
0793a61d 592/**
cdd6c482 593 * struct perf_event - performance event kernel representation:
0793a61d 594 */
cdd6c482
IM
595struct perf_event {
596#ifdef CONFIG_PERF_EVENTS
65abc865 597 struct list_head group_entry;
592903cd 598 struct list_head event_entry;
04289bb9 599 struct list_head sibling_list;
0127c3ea 600 int nr_siblings;
d6f962b5 601 int group_flags;
cdd6c482
IM
602 struct perf_event *group_leader;
603 struct perf_event *output;
4aeb0b42 604 const struct pmu *pmu;
04289bb9 605
cdd6c482 606 enum perf_event_active_state state;
0793a61d 607 atomic64_t count;
ee06094f 608
53cfbf59 609 /*
cdd6c482 610 * These are the total time in nanoseconds that the event
53cfbf59 611 * has been enabled (i.e. eligible to run, and the task has
cdd6c482 612 * been scheduled in, if this is a per-task event)
53cfbf59
PM
613 * and running (scheduled onto the CPU), respectively.
614 *
615 * They are computed from tstamp_enabled, tstamp_running and
cdd6c482 616 * tstamp_stopped when the event is in INACTIVE or ACTIVE state.
53cfbf59
PM
617 */
618 u64 total_time_enabled;
619 u64 total_time_running;
620
621 /*
622 * These are timestamps used for computing total_time_enabled
cdd6c482 623 * and total_time_running when the event is in INACTIVE or
53cfbf59
PM
624 * ACTIVE state, measured in nanoseconds from an arbitrary point
625 * in time.
cdd6c482
IM
626 * tstamp_enabled: the notional time when the event was enabled
627 * tstamp_running: the notional time when the event was scheduled on
53cfbf59 628 * tstamp_stopped: in INACTIVE state, the notional time when the
cdd6c482 629 * event was scheduled off.
53cfbf59
PM
630 */
631 u64 tstamp_enabled;
632 u64 tstamp_running;
633 u64 tstamp_stopped;
634
24f1e32c 635 struct perf_event_attr attr;
cdd6c482 636 struct hw_perf_event hw;
0793a61d 637
cdd6c482 638 struct perf_event_context *ctx;
9b51f66d 639 struct file *filp;
0793a61d 640
53cfbf59
PM
641 /*
642 * These accumulate total time (in nanoseconds) that children
cdd6c482 643 * events have been enabled and running, respectively.
53cfbf59
PM
644 */
645 atomic64_t child_total_time_enabled;
646 atomic64_t child_total_time_running;
647
0793a61d 648 /*
d859e29f 649 * Protect attach/detach and child_list:
0793a61d 650 */
fccc714b
PZ
651 struct mutex child_mutex;
652 struct list_head child_list;
cdd6c482 653 struct perf_event *parent;
0793a61d
TG
654
655 int oncpu;
656 int cpu;
657
082ff5a2
PZ
658 struct list_head owner_entry;
659 struct task_struct *owner;
660
7b732a75
PZ
661 /* mmap bits */
662 struct mutex mmap_mutex;
663 atomic_t mmap_count;
664 struct perf_mmap_data *data;
37d81828 665
7b732a75 666 /* poll related */
0793a61d 667 wait_queue_head_t waitq;
3c446b3d 668 struct fasync_struct *fasync;
79f14641
PZ
669
670 /* delayed work for NMIs and such */
671 int pending_wakeup;
4c9e2542 672 int pending_kill;
79f14641 673 int pending_disable;
671dec5d 674 struct perf_pending_entry pending;
592903cd 675
79f14641
PZ
676 atomic_t event_limit;
677
cdd6c482 678 void (*destroy)(struct perf_event *);
592903cd 679 struct rcu_head rcu_head;
709e50cf
PZ
680
681 struct pid_namespace *ns;
8e5799b1 682 u64 id;
6fb2915d 683
b326e956 684 perf_overflow_handler_t overflow_handler;
453f19ee 685
07b139c8 686#ifdef CONFIG_EVENT_TRACING
6fb2915d 687 struct event_filter *filter;
ee06094f 688#endif
6fb2915d
LZ
689
690#endif /* CONFIG_PERF_EVENTS */
0793a61d
TG
691};
692
693/**
cdd6c482 694 * struct perf_event_context - event context structure
0793a61d 695 *
cdd6c482 696 * Used as a container for task events and CPU events as well:
0793a61d 697 */
cdd6c482 698struct perf_event_context {
0793a61d 699 /*
cdd6c482 700 * Protect the states of the events in the list,
d859e29f 701 * nr_active, and the list:
0793a61d 702 */
e625cce1 703 raw_spinlock_t lock;
d859e29f 704 /*
cdd6c482 705 * Protect the list of events. Locking either mutex or lock
d859e29f
PM
706 * is sufficient to ensure the list doesn't change; to change
707 * the list you need to lock both the mutex and the spinlock.
708 */
a308444c 709 struct mutex mutex;
04289bb9 710
889ff015
FW
711 struct list_head pinned_groups;
712 struct list_head flexible_groups;
a308444c 713 struct list_head event_list;
cdd6c482 714 int nr_events;
a308444c
IM
715 int nr_active;
716 int is_active;
bfbd3381 717 int nr_stat;
a308444c
IM
718 atomic_t refcount;
719 struct task_struct *task;
53cfbf59
PM
720
721 /*
4af4998b 722 * Context clock, runs when context enabled.
53cfbf59 723 */
a308444c
IM
724 u64 time;
725 u64 timestamp;
564c2b21
PM
726
727 /*
728 * These fields let us detect when two contexts have both
729 * been cloned (inherited) from a common ancestor.
730 */
cdd6c482 731 struct perf_event_context *parent_ctx;
a308444c
IM
732 u64 parent_gen;
733 u64 generation;
734 int pin_count;
735 struct rcu_head rcu_head;
0793a61d
TG
736};
737
738/**
cdd6c482 739 * struct perf_event_cpu_context - per cpu event context structure
0793a61d
TG
740 */
741struct perf_cpu_context {
cdd6c482
IM
742 struct perf_event_context ctx;
743 struct perf_event_context *task_ctx;
0793a61d
TG
744 int active_oncpu;
745 int max_pertask;
3b6f9e5c 746 int exclusive;
96f6d444
PZ
747
748 /*
749 * Recursion avoidance:
750 *
751 * task, softirq, irq, nmi context
752 */
22a4f650 753 int recursion[4];
0793a61d
TG
754};
755
5622f295 756struct perf_output_handle {
57c0c15b
IM
757 struct perf_event *event;
758 struct perf_mmap_data *data;
759 unsigned long head;
760 unsigned long offset;
761 int nmi;
762 int sample;
763 int locked;
5622f295
MM
764};
765
cdd6c482 766#ifdef CONFIG_PERF_EVENTS
829b42dd 767
0793a61d
TG
768/*
769 * Set by architecture code:
770 */
cdd6c482 771extern int perf_max_events;
0793a61d 772
cdd6c482 773extern const struct pmu *hw_perf_event_init(struct perf_event *event);
621a01ea 774
49f47433 775extern void perf_event_task_sched_in(struct task_struct *task);
184f412c 776extern void perf_event_task_sched_out(struct task_struct *task, struct task_struct *next);
49f47433 777extern void perf_event_task_tick(struct task_struct *task);
cdd6c482
IM
778extern int perf_event_init_task(struct task_struct *child);
779extern void perf_event_exit_task(struct task_struct *child);
780extern void perf_event_free_task(struct task_struct *task);
781extern void set_perf_event_pending(void);
782extern void perf_event_do_pending(void);
783extern void perf_event_print_debug(void);
9e35ad38
PZ
784extern void __perf_disable(void);
785extern bool __perf_enable(void);
786extern void perf_disable(void);
787extern void perf_enable(void);
cdd6c482
IM
788extern int perf_event_task_disable(void);
789extern int perf_event_task_enable(void);
790extern int hw_perf_group_sched_in(struct perf_event *group_leader,
3cbed429 791 struct perf_cpu_context *cpuctx,
6e37738a 792 struct perf_event_context *ctx);
cdd6c482 793extern void perf_event_update_userpage(struct perf_event *event);
fb0459d7
AV
794extern int perf_event_release_kernel(struct perf_event *event);
795extern struct perf_event *
796perf_event_create_kernel_counter(struct perf_event_attr *attr,
797 int cpu,
97eaf530 798 pid_t pid,
b326e956 799 perf_overflow_handler_t callback);
59ed446f
PZ
800extern u64 perf_event_read_value(struct perf_event *event,
801 u64 *enabled, u64 *running);
5c92d124 802
df1a132b 803struct perf_sample_data {
5622f295
MM
804 u64 type;
805
806 u64 ip;
807 struct {
808 u32 pid;
809 u32 tid;
810 } tid_entry;
811 u64 time;
a308444c 812 u64 addr;
5622f295
MM
813 u64 id;
814 u64 stream_id;
815 struct {
816 u32 cpu;
817 u32 reserved;
818 } cpu_entry;
a308444c 819 u64 period;
5622f295 820 struct perf_callchain_entry *callchain;
3a43ce68 821 struct perf_raw_record *raw;
df1a132b
PZ
822};
823
dc1d628a
PZ
824static inline
825void perf_sample_data_init(struct perf_sample_data *data, u64 addr)
826{
827 data->addr = addr;
828 data->raw = NULL;
829}
830
5622f295
MM
831extern void perf_output_sample(struct perf_output_handle *handle,
832 struct perf_event_header *header,
833 struct perf_sample_data *data,
cdd6c482 834 struct perf_event *event);
5622f295
MM
835extern void perf_prepare_sample(struct perf_event_header *header,
836 struct perf_sample_data *data,
cdd6c482 837 struct perf_event *event,
5622f295
MM
838 struct pt_regs *regs);
839
cdd6c482 840extern int perf_event_overflow(struct perf_event *event, int nmi,
5622f295
MM
841 struct perf_sample_data *data,
842 struct pt_regs *regs);
df1a132b 843
3b6f9e5c 844/*
cdd6c482 845 * Return 1 for a software event, 0 for a hardware event
3b6f9e5c 846 */
cdd6c482 847static inline int is_software_event(struct perf_event *event)
3b6f9e5c 848{
92b67598
PZ
849 switch (event->attr.type) {
850 case PERF_TYPE_SOFTWARE:
851 case PERF_TYPE_TRACEPOINT:
852 /* for now the breakpoint stuff also works as software event */
853 case PERF_TYPE_BREAKPOINT:
854 return 1;
855 }
856 return 0;
3b6f9e5c
PM
857}
858
cdd6c482 859extern atomic_t perf_swevent_enabled[PERF_COUNT_SW_MAX];
f29ac756 860
cdd6c482 861extern void __perf_sw_event(u32, u64, int, struct pt_regs *, u64);
f29ac756 862
5331d7b8
FW
863extern void
864perf_arch_fetch_caller_regs(struct pt_regs *regs, unsigned long ip, int skip);
865
866/*
867 * Take a snapshot of the regs. Skip ip and frame pointer to
868 * the nth caller. We only need a few of the regs:
869 * - ip for PERF_SAMPLE_IP
870 * - cs for user_mode() tests
871 * - bp for callchains
872 * - eflags, for future purposes, just in case
873 */
874static inline void perf_fetch_caller_regs(struct pt_regs *regs, int skip)
875{
876 unsigned long ip;
877
878 memset(regs, 0, sizeof(*regs));
879
880 switch (skip) {
881 case 1 :
882 ip = CALLER_ADDR0;
883 break;
884 case 2 :
885 ip = CALLER_ADDR1;
886 break;
887 case 3 :
888 ip = CALLER_ADDR2;
889 break;
890 case 4:
891 ip = CALLER_ADDR3;
892 break;
893 /* No need to support further for now */
894 default:
895 ip = 0;
896 }
897
898 return perf_arch_fetch_caller_regs(regs, ip, skip);
899}
900
e49a5bd3
FW
901static inline void
902perf_sw_event(u32 event_id, u64 nr, int nmi, struct pt_regs *regs, u64 addr)
903{
904 if (atomic_read(&perf_swevent_enabled[event_id])) {
905 struct pt_regs hot_regs;
906
907 if (!regs) {
908 perf_fetch_caller_regs(&hot_regs, 1);
909 regs = &hot_regs;
910 }
911 __perf_sw_event(event_id, nr, nmi, regs, addr);
912 }
913}
914
cdd6c482 915extern void __perf_event_mmap(struct vm_area_struct *vma);
089dd79d 916
cdd6c482 917static inline void perf_event_mmap(struct vm_area_struct *vma)
089dd79d
PZ
918{
919 if (vma->vm_flags & VM_EXEC)
cdd6c482 920 __perf_event_mmap(vma);
089dd79d 921}
0a4a9391 922
cdd6c482
IM
923extern void perf_event_comm(struct task_struct *tsk);
924extern void perf_event_fork(struct task_struct *tsk);
8d1b2d93 925
394ee076
PZ
926extern struct perf_callchain_entry *perf_callchain(struct pt_regs *regs);
927
cdd6c482
IM
928extern int sysctl_perf_event_paranoid;
929extern int sysctl_perf_event_mlock;
930extern int sysctl_perf_event_sample_rate;
1ccd1549 931
320ebf09
PZ
932static inline bool perf_paranoid_tracepoint_raw(void)
933{
934 return sysctl_perf_event_paranoid > -1;
935}
936
937static inline bool perf_paranoid_cpu(void)
938{
939 return sysctl_perf_event_paranoid > 0;
940}
941
942static inline bool perf_paranoid_kernel(void)
943{
944 return sysctl_perf_event_paranoid > 1;
945}
946
cdd6c482 947extern void perf_event_init(void);
5331d7b8
FW
948extern void perf_tp_event(int event_id, u64 addr, u64 count, void *record,
949 int entry_size, struct pt_regs *regs);
24f1e32c 950extern void perf_bp_event(struct perf_event *event, void *data);
0d905bca 951
9d23a90a 952#ifndef perf_misc_flags
cdd6c482
IM
953#define perf_misc_flags(regs) (user_mode(regs) ? PERF_RECORD_MISC_USER : \
954 PERF_RECORD_MISC_KERNEL)
9d23a90a
PM
955#define perf_instruction_pointer(regs) instruction_pointer(regs)
956#endif
957
5622f295 958extern int perf_output_begin(struct perf_output_handle *handle,
cdd6c482 959 struct perf_event *event, unsigned int size,
5622f295
MM
960 int nmi, int sample);
961extern void perf_output_end(struct perf_output_handle *handle);
962extern void perf_output_copy(struct perf_output_handle *handle,
963 const void *buf, unsigned int len);
4ed7c92d
PZ
964extern int perf_swevent_get_recursion_context(void);
965extern void perf_swevent_put_recursion_context(int rctx);
44234adc
FW
966extern void perf_event_enable(struct perf_event *event);
967extern void perf_event_disable(struct perf_event *event);
0793a61d
TG
968#else
969static inline void
49f47433 970perf_event_task_sched_in(struct task_struct *task) { }
0793a61d 971static inline void
cdd6c482 972perf_event_task_sched_out(struct task_struct *task,
49f47433 973 struct task_struct *next) { }
0793a61d 974static inline void
49f47433 975perf_event_task_tick(struct task_struct *task) { }
cdd6c482
IM
976static inline int perf_event_init_task(struct task_struct *child) { return 0; }
977static inline void perf_event_exit_task(struct task_struct *child) { }
978static inline void perf_event_free_task(struct task_struct *task) { }
57c0c15b
IM
979static inline void perf_event_do_pending(void) { }
980static inline void perf_event_print_debug(void) { }
9e35ad38
PZ
981static inline void perf_disable(void) { }
982static inline void perf_enable(void) { }
57c0c15b
IM
983static inline int perf_event_task_disable(void) { return -EINVAL; }
984static inline int perf_event_task_enable(void) { return -EINVAL; }
15dbf27c 985
925d519a 986static inline void
cdd6c482 987perf_sw_event(u32 event_id, u64 nr, int nmi,
78f13e95 988 struct pt_regs *regs, u64 addr) { }
24f1e32c 989static inline void
184f412c 990perf_bp_event(struct perf_event *event, void *data) { }
0a4a9391 991
57c0c15b 992static inline void perf_event_mmap(struct vm_area_struct *vma) { }
cdd6c482
IM
993static inline void perf_event_comm(struct task_struct *tsk) { }
994static inline void perf_event_fork(struct task_struct *tsk) { }
995static inline void perf_event_init(void) { }
184f412c 996static inline int perf_swevent_get_recursion_context(void) { return -1; }
4ed7c92d 997static inline void perf_swevent_put_recursion_context(int rctx) { }
44234adc
FW
998static inline void perf_event_enable(struct perf_event *event) { }
999static inline void perf_event_disable(struct perf_event *event) { }
0793a61d
TG
1000#endif
1001
5622f295
MM
1002#define perf_output_put(handle, x) \
1003 perf_output_copy((handle), &(x), sizeof(x))
1004
3f6da390
PZ
1005/*
1006 * This has to have a higher priority than migration_notifier in sched.c.
1007 */
1008#define perf_cpu_notifier(fn) \
1009do { \
1010 static struct notifier_block fn##_nb __cpuinitdata = \
1011 { .notifier_call = fn, .priority = 20 }; \
1012 fn(&fn##_nb, (unsigned long)CPU_UP_PREPARE, \
1013 (void *)(unsigned long)smp_processor_id()); \
1014 fn(&fn##_nb, (unsigned long)CPU_STARTING, \
1015 (void *)(unsigned long)smp_processor_id()); \
1016 fn(&fn##_nb, (unsigned long)CPU_ONLINE, \
1017 (void *)(unsigned long)smp_processor_id()); \
1018 register_cpu_notifier(&fn##_nb); \
1019} while (0)
1020
f3dfd265 1021#endif /* __KERNEL__ */
cdd6c482 1022#endif /* _LINUX_PERF_EVENT_H */