]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - include/linux/phy.h
net: phy: avoid genphy_aneg_done() for PHYs without clause 22 support
[mirror_ubuntu-hirsute-kernel.git] / include / linux / phy.h
CommitLineData
00db8189 1/*
00db8189
AF
2 * Framework and drivers for configuring and reading different PHYs
3 * Based on code in sungem_phy.c and gianfar_phy.c
4 *
5 * Author: Andy Fleming
6 *
7 * Copyright (c) 2004 Freescale Semiconductor, Inc.
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License as published by the
11 * Free Software Foundation; either version 2 of the License, or (at your
12 * option) any later version.
13 *
14 */
15
16#ifndef __PHY_H
17#define __PHY_H
18
2220943a 19#include <linux/compiler.h>
00db8189 20#include <linux/spinlock.h>
13df29f6 21#include <linux/ethtool.h>
bac83c65 22#include <linux/mdio.h>
13df29f6 23#include <linux/mii.h>
3e3aaf64 24#include <linux/module.h>
13df29f6
MR
25#include <linux/timer.h>
26#include <linux/workqueue.h>
8626d3b4 27#include <linux/mod_devicetable.h>
00db8189 28
60063497 29#include <linux/atomic.h>
0ac49527 30
e9fbdf17 31#define PHY_DEFAULT_FEATURES (SUPPORTED_Autoneg | \
00db8189
AF
32 SUPPORTED_TP | \
33 SUPPORTED_MII)
34
e9fbdf17
FF
35#define PHY_10BT_FEATURES (SUPPORTED_10baseT_Half | \
36 SUPPORTED_10baseT_Full)
37
38#define PHY_100BT_FEATURES (SUPPORTED_100baseT_Half | \
39 SUPPORTED_100baseT_Full)
40
41#define PHY_1000BT_FEATURES (SUPPORTED_1000baseT_Half | \
00db8189
AF
42 SUPPORTED_1000baseT_Full)
43
e9fbdf17
FF
44#define PHY_BASIC_FEATURES (PHY_10BT_FEATURES | \
45 PHY_100BT_FEATURES | \
46 PHY_DEFAULT_FEATURES)
47
48#define PHY_GBIT_FEATURES (PHY_BASIC_FEATURES | \
49 PHY_1000BT_FEATURES)
50
51
c5e38a94
AF
52/*
53 * Set phydev->irq to PHY_POLL if interrupts are not supported,
00db8189
AF
54 * or not desired for this PHY. Set to PHY_IGNORE_INTERRUPT if
55 * the attached driver handles the interrupt
56 */
57#define PHY_POLL -1
58#define PHY_IGNORE_INTERRUPT -2
59
60#define PHY_HAS_INTERRUPT 0x00000001
1b86f702 61#define PHY_IS_INTERNAL 0x00000002
a9049e0c 62#define MDIO_DEVICE_IS_PHY 0x80000000
00db8189 63
e8a2b6a4
AF
64/* Interface Mode definitions */
65typedef enum {
4157ef1b 66 PHY_INTERFACE_MODE_NA,
e8a2b6a4
AF
67 PHY_INTERFACE_MODE_MII,
68 PHY_INTERFACE_MODE_GMII,
69 PHY_INTERFACE_MODE_SGMII,
70 PHY_INTERFACE_MODE_TBI,
2cc70ba4 71 PHY_INTERFACE_MODE_REVMII,
e8a2b6a4
AF
72 PHY_INTERFACE_MODE_RMII,
73 PHY_INTERFACE_MODE_RGMII,
a999589c 74 PHY_INTERFACE_MODE_RGMII_ID,
7d400a4c
KP
75 PHY_INTERFACE_MODE_RGMII_RXID,
76 PHY_INTERFACE_MODE_RGMII_TXID,
4157ef1b
SG
77 PHY_INTERFACE_MODE_RTBI,
78 PHY_INTERFACE_MODE_SMII,
898dd0bd 79 PHY_INTERFACE_MODE_XGMII,
fd70f72c 80 PHY_INTERFACE_MODE_MOCA,
b9d12085 81 PHY_INTERFACE_MODE_QSGMII,
572de608 82 PHY_INTERFACE_MODE_TRGMII,
55601a88
AL
83 PHY_INTERFACE_MODE_1000BASEX,
84 PHY_INTERFACE_MODE_2500BASEX,
85 PHY_INTERFACE_MODE_RXAUI,
8a2fe56e 86 PHY_INTERFACE_MODE_MAX,
e8a2b6a4
AF
87} phy_interface_t;
88
1f9127ca
ZB
89/**
90 * phy_supported_speeds - return all speeds currently supported by a phy device
91 * @phy: The phy device to return supported speeds of.
92 * @speeds: buffer to store supported speeds in.
93 * @size: size of speeds buffer.
94 *
95 * Description: Returns the number of supported speeds, and
96 * fills the speeds * buffer with the supported speeds. If speeds buffer is
97 * too small to contain * all currently supported speeds, will return as
98 * many speeds as can fit.
99 */
100unsigned int phy_supported_speeds(struct phy_device *phy,
101 unsigned int *speeds,
102 unsigned int size);
103
8a2fe56e
FF
104/**
105 * It maps 'enum phy_interface_t' found in include/linux/phy.h
106 * into the device tree binding of 'phy-mode', so that Ethernet
107 * device driver can get phy interface from device tree.
108 */
109static inline const char *phy_modes(phy_interface_t interface)
110{
111 switch (interface) {
112 case PHY_INTERFACE_MODE_NA:
113 return "";
114 case PHY_INTERFACE_MODE_MII:
115 return "mii";
116 case PHY_INTERFACE_MODE_GMII:
117 return "gmii";
118 case PHY_INTERFACE_MODE_SGMII:
119 return "sgmii";
120 case PHY_INTERFACE_MODE_TBI:
121 return "tbi";
122 case PHY_INTERFACE_MODE_REVMII:
123 return "rev-mii";
124 case PHY_INTERFACE_MODE_RMII:
125 return "rmii";
126 case PHY_INTERFACE_MODE_RGMII:
127 return "rgmii";
128 case PHY_INTERFACE_MODE_RGMII_ID:
129 return "rgmii-id";
130 case PHY_INTERFACE_MODE_RGMII_RXID:
131 return "rgmii-rxid";
132 case PHY_INTERFACE_MODE_RGMII_TXID:
133 return "rgmii-txid";
134 case PHY_INTERFACE_MODE_RTBI:
135 return "rtbi";
136 case PHY_INTERFACE_MODE_SMII:
137 return "smii";
138 case PHY_INTERFACE_MODE_XGMII:
139 return "xgmii";
fd70f72c
FF
140 case PHY_INTERFACE_MODE_MOCA:
141 return "moca";
b9d12085
TP
142 case PHY_INTERFACE_MODE_QSGMII:
143 return "qsgmii";
572de608
SW
144 case PHY_INTERFACE_MODE_TRGMII:
145 return "trgmii";
55601a88
AL
146 case PHY_INTERFACE_MODE_1000BASEX:
147 return "1000base-x";
148 case PHY_INTERFACE_MODE_2500BASEX:
149 return "2500base-x";
150 case PHY_INTERFACE_MODE_RXAUI:
151 return "rxaui";
8a2fe56e
FF
152 default:
153 return "unknown";
154 }
155}
156
00db8189 157
e8a2b6a4 158#define PHY_INIT_TIMEOUT 100000
00db8189
AF
159#define PHY_STATE_TIME 1
160#define PHY_FORCE_TIMEOUT 10
161#define PHY_AN_TIMEOUT 10
162
e8a2b6a4 163#define PHY_MAX_ADDR 32
00db8189 164
a4d00f17 165/* Used when trying to connect to a specific phy (mii bus id:phy device id) */
9d9326d3
AF
166#define PHY_ID_FMT "%s:%02x"
167
4567d686 168#define MII_BUS_ID_SIZE 61
a4d00f17 169
abf35df2
JG
170/* Or MII_ADDR_C45 into regnum for read/write on mii_bus to enable the 21 bit
171 IEEE 802.3ae clause 45 addressing mode used by 10GIGE phy chips. */
172#define MII_ADDR_C45 (1<<30)
173
313162d0
PG
174struct device;
175struct sk_buff;
176
c5e38a94
AF
177/*
178 * The Bus class for PHYs. Devices which provide access to
179 * PHYs should register using this structure
180 */
00db8189 181struct mii_bus {
3e3aaf64 182 struct module *owner;
00db8189 183 const char *name;
9d9326d3 184 char id[MII_BUS_ID_SIZE];
00db8189 185 void *priv;
ccaa953e
AL
186 int (*read)(struct mii_bus *bus, int addr, int regnum);
187 int (*write)(struct mii_bus *bus, int addr, int regnum, u16 val);
00db8189
AF
188 int (*reset)(struct mii_bus *bus);
189
c5e38a94
AF
190 /*
191 * A lock to ensure that only one thing can read/write
192 * the MDIO bus at a time
193 */
35b5f6b1 194 struct mutex mdio_lock;
00db8189 195
18ee49dd 196 struct device *parent;
46abc021
LB
197 enum {
198 MDIOBUS_ALLOCATED = 1,
199 MDIOBUS_REGISTERED,
200 MDIOBUS_UNREGISTERED,
201 MDIOBUS_RELEASED,
202 } state;
203 struct device dev;
00db8189
AF
204
205 /* list of all PHYs on bus */
7f854420 206 struct mdio_device *mdio_map[PHY_MAX_ADDR];
00db8189 207
c6883996 208 /* PHY addresses to be ignored when probing */
f896424c
MP
209 u32 phy_mask;
210
922f2dd1
FF
211 /* PHY addresses to ignore the TA/read failure */
212 u32 phy_ignore_ta_mask;
213
c5e38a94 214 /*
e7f4dc35
AL
215 * An array of interrupts, each PHY's interrupt at the index
216 * matching its address
c5e38a94 217 */
e7f4dc35 218 int irq[PHY_MAX_ADDR];
69226896
RQ
219
220 /* GPIO reset pulse width in microseconds */
221 int reset_delay_us;
222 /* Number of reset GPIOs */
223 int num_reset_gpios;
224 /* Array of RESET GPIO descriptors */
225 struct gpio_desc **reset_gpiod;
00db8189 226};
46abc021 227#define to_mii_bus(d) container_of(d, struct mii_bus, dev)
00db8189 228
eb8a54a7
TT
229struct mii_bus *mdiobus_alloc_size(size_t);
230static inline struct mii_bus *mdiobus_alloc(void)
231{
232 return mdiobus_alloc_size(0);
233}
234
3e3aaf64
RK
235int __mdiobus_register(struct mii_bus *bus, struct module *owner);
236#define mdiobus_register(bus) __mdiobus_register(bus, THIS_MODULE)
2e888103
LB
237void mdiobus_unregister(struct mii_bus *bus);
238void mdiobus_free(struct mii_bus *bus);
6d48f44b
GS
239struct mii_bus *devm_mdiobus_alloc_size(struct device *dev, int sizeof_priv);
240static inline struct mii_bus *devm_mdiobus_alloc(struct device *dev)
241{
242 return devm_mdiobus_alloc_size(dev, 0);
243}
244
245void devm_mdiobus_free(struct device *dev, struct mii_bus *bus);
2e888103 246struct phy_device *mdiobus_scan(struct mii_bus *bus, int addr);
2e888103 247
e8a2b6a4
AF
248#define PHY_INTERRUPT_DISABLED 0x0
249#define PHY_INTERRUPT_ENABLED 0x80000000
00db8189
AF
250
251/* PHY state machine states:
252 *
253 * DOWN: PHY device and driver are not ready for anything. probe
254 * should be called if and only if the PHY is in this state,
255 * given that the PHY device exists.
256 * - PHY driver probe function will, depending on the PHY, set
257 * the state to STARTING or READY
258 *
259 * STARTING: PHY device is coming up, and the ethernet driver is
260 * not ready. PHY drivers may set this in the probe function.
261 * If they do, they are responsible for making sure the state is
262 * eventually set to indicate whether the PHY is UP or READY,
263 * depending on the state when the PHY is done starting up.
264 * - PHY driver will set the state to READY
265 * - start will set the state to PENDING
266 *
267 * READY: PHY is ready to send and receive packets, but the
268 * controller is not. By default, PHYs which do not implement
269 * probe will be set to this state by phy_probe(). If the PHY
270 * driver knows the PHY is ready, and the PHY state is STARTING,
271 * then it sets this STATE.
272 * - start will set the state to UP
273 *
274 * PENDING: PHY device is coming up, but the ethernet driver is
275 * ready. phy_start will set this state if the PHY state is
276 * STARTING.
277 * - PHY driver will set the state to UP when the PHY is ready
278 *
279 * UP: The PHY and attached device are ready to do work.
280 * Interrupts should be started here.
281 * - timer moves to AN
282 *
283 * AN: The PHY is currently negotiating the link state. Link is
284 * therefore down for now. phy_timer will set this state when it
285 * detects the state is UP. config_aneg will set this state
286 * whenever called with phydev->autoneg set to AUTONEG_ENABLE.
287 * - If autonegotiation finishes, but there's no link, it sets
288 * the state to NOLINK.
289 * - If aneg finishes with link, it sets the state to RUNNING,
290 * and calls adjust_link
291 * - If autonegotiation did not finish after an arbitrary amount
292 * of time, autonegotiation should be tried again if the PHY
293 * supports "magic" autonegotiation (back to AN)
294 * - If it didn't finish, and no magic_aneg, move to FORCING.
295 *
296 * NOLINK: PHY is up, but not currently plugged in.
297 * - If the timer notes that the link comes back, we move to RUNNING
298 * - config_aneg moves to AN
299 * - phy_stop moves to HALTED
300 *
301 * FORCING: PHY is being configured with forced settings
302 * - if link is up, move to RUNNING
303 * - If link is down, we drop to the next highest setting, and
304 * retry (FORCING) after a timeout
305 * - phy_stop moves to HALTED
306 *
307 * RUNNING: PHY is currently up, running, and possibly sending
308 * and/or receiving packets
309 * - timer will set CHANGELINK if we're polling (this ensures the
310 * link state is polled every other cycle of this state machine,
311 * which makes it every other second)
312 * - irq will set CHANGELINK
313 * - config_aneg will set AN
314 * - phy_stop moves to HALTED
315 *
316 * CHANGELINK: PHY experienced a change in link state
317 * - timer moves to RUNNING if link
318 * - timer moves to NOLINK if the link is down
319 * - phy_stop moves to HALTED
320 *
321 * HALTED: PHY is up, but no polling or interrupts are done. Or
322 * PHY is in an error state.
323 *
324 * - phy_start moves to RESUMING
325 *
326 * RESUMING: PHY was halted, but now wants to run again.
327 * - If we are forcing, or aneg is done, timer moves to RUNNING
328 * - If aneg is not done, timer moves to AN
329 * - phy_stop moves to HALTED
330 */
331enum phy_state {
4017b4d3 332 PHY_DOWN = 0,
00db8189
AF
333 PHY_STARTING,
334 PHY_READY,
335 PHY_PENDING,
336 PHY_UP,
337 PHY_AN,
338 PHY_RUNNING,
339 PHY_NOLINK,
340 PHY_FORCING,
341 PHY_CHANGELINK,
342 PHY_HALTED,
343 PHY_RESUMING
344};
345
ac28b9f8
DD
346/**
347 * struct phy_c45_device_ids - 802.3-c45 Device Identifiers
348 * @devices_in_package: Bit vector of devices present.
349 * @device_ids: The device identifer for each present device.
350 */
351struct phy_c45_device_ids {
352 u32 devices_in_package;
353 u32 device_ids[8];
354};
c1f19b51 355
00db8189
AF
356/* phy_device: An instance of a PHY
357 *
358 * drv: Pointer to the driver for this PHY instance
00db8189 359 * phy_id: UID for this device found during discovery
ac28b9f8
DD
360 * c45_ids: 802.3-c45 Device Identifers if is_c45.
361 * is_c45: Set to true if this phy uses clause 45 addressing.
4284b6a5 362 * is_internal: Set to true if this phy is internal to a MAC.
5a11dd7d 363 * is_pseudo_fixed_link: Set to true if this phy is an Ethernet switch, etc.
aae88261 364 * has_fixups: Set to true if this phy has fixups/quirks.
8a477a6f 365 * suspended: Set to true if this phy has been suspended successfully.
a3995460 366 * sysfs_links: Internal boolean tracking sysfs symbolic links setup/removal.
00db8189
AF
367 * state: state of the PHY for management purposes
368 * dev_flags: Device-specific flags used by the PHY driver.
00db8189
AF
369 * link_timeout: The number of timer firings to wait before the
370 * giving up on the current attempt at acquiring a link
371 * irq: IRQ number of the PHY's interrupt (-1 if none)
372 * phy_timer: The timer for handling the state machine
664fcf12 373 * phy_queue: A work_queue for the phy_mac_interrupt
00db8189
AF
374 * attached_dev: The attached enet driver's device instance ptr
375 * adjust_link: Callback for the enet controller to respond to
376 * changes in the link state.
00db8189 377 *
114002bc
FF
378 * speed, duplex, pause, supported, advertising, lp_advertising,
379 * and autoneg are used like in mii_if_info
00db8189
AF
380 *
381 * interrupts currently only supports enabled or disabled,
382 * but could be changed in the future to support enabling
383 * and disabling specific interrupts
384 *
385 * Contains some infrastructure for polling and interrupt
386 * handling, as well as handling shifts in PHY hardware state
387 */
388struct phy_device {
e5a03bfd
AL
389 struct mdio_device mdio;
390
00db8189
AF
391 /* Information about the PHY type */
392 /* And management functions */
393 struct phy_driver *drv;
394
00db8189
AF
395 u32 phy_id;
396
ac28b9f8
DD
397 struct phy_c45_device_ids c45_ids;
398 bool is_c45;
4284b6a5 399 bool is_internal;
5a11dd7d 400 bool is_pseudo_fixed_link;
b0ae009f 401 bool has_fixups;
8a477a6f 402 bool suspended;
a3995460 403 bool sysfs_links;
ac28b9f8 404
00db8189
AF
405 enum phy_state state;
406
407 u32 dev_flags;
408
e8a2b6a4
AF
409 phy_interface_t interface;
410
c5e38a94
AF
411 /*
412 * forced speed & duplex (no autoneg)
00db8189
AF
413 * partner speed & duplex & pause (autoneg)
414 */
415 int speed;
416 int duplex;
417 int pause;
418 int asym_pause;
419
420 /* The most recently read link state */
421 int link;
422
423 /* Enabled Interrupts */
424 u32 interrupts;
425
426 /* Union of PHY and Attached devices' supported modes */
427 /* See mii.h for more info */
428 u32 supported;
429 u32 advertising;
114002bc 430 u32 lp_advertising;
00db8189 431
d853d145 432 /* Energy efficient ethernet modes which should be prohibited */
433 u32 eee_broken_modes;
434
00db8189
AF
435 int autoneg;
436
437 int link_timeout;
438
2e0bc452
ZB
439#ifdef CONFIG_LED_TRIGGER_PHY
440 struct phy_led_trigger *phy_led_triggers;
441 unsigned int phy_num_led_triggers;
442 struct phy_led_trigger *last_triggered;
443#endif
444
c5e38a94
AF
445 /*
446 * Interrupt number for this PHY
447 * -1 means no interrupt
448 */
00db8189
AF
449 int irq;
450
451 /* private data pointer */
452 /* For use by PHYs to maintain extra state */
453 void *priv;
454
455 /* Interrupt and Polling infrastructure */
456 struct work_struct phy_queue;
a390d1f3 457 struct delayed_work state_queue;
0ac49527 458 atomic_t irq_disable;
00db8189 459
35b5f6b1 460 struct mutex lock;
00db8189
AF
461
462 struct net_device *attached_dev;
463
634ec36c 464 u8 mdix;
f4ed2fe3 465 u8 mdix_ctrl;
634ec36c 466
00db8189 467 void (*adjust_link)(struct net_device *dev);
00db8189 468};
e5a03bfd
AL
469#define to_phy_device(d) container_of(to_mdio_device(d), \
470 struct phy_device, mdio)
00db8189
AF
471
472/* struct phy_driver: Driver structure for a particular PHY type
473 *
a9049e0c 474 * driver_data: static driver data
00db8189
AF
475 * phy_id: The result of reading the UID registers of this PHY
476 * type, and ANDing them with the phy_id_mask. This driver
477 * only works for PHYs with IDs which match this field
478 * name: The friendly name of this PHY type
479 * phy_id_mask: Defines the important bits of the phy_id
480 * features: A list of features (speed, duplex, etc) supported
481 * by this PHY
482 * flags: A bitfield defining certain other features this PHY
483 * supports (like interrupts)
484 *
485 * The drivers must implement config_aneg and read_status. All
486 * other functions are optional. Note that none of these
487 * functions should be called from interrupt time. The goal is
488 * for the bus read/write functions to be able to block when the
489 * bus transaction is happening, and be freed up by an interrupt
490 * (The MPC85xx has this ability, though it is not currently
491 * supported in the driver).
492 */
493struct phy_driver {
a9049e0c 494 struct mdio_driver_common mdiodrv;
00db8189
AF
495 u32 phy_id;
496 char *name;
497 unsigned int phy_id_mask;
498 u32 features;
499 u32 flags;
860f6e9e 500 const void *driver_data;
00db8189 501
c5e38a94 502 /*
9df81dd7
FF
503 * Called to issue a PHY software reset
504 */
505 int (*soft_reset)(struct phy_device *phydev);
506
507 /*
c5e38a94
AF
508 * Called to initialize the PHY,
509 * including after a reset
510 */
00db8189
AF
511 int (*config_init)(struct phy_device *phydev);
512
c5e38a94
AF
513 /*
514 * Called during discovery. Used to set
515 * up device-specific structures, if any
516 */
00db8189
AF
517 int (*probe)(struct phy_device *phydev);
518
519 /* PHY Power Management */
520 int (*suspend)(struct phy_device *phydev);
521 int (*resume)(struct phy_device *phydev);
522
c5e38a94
AF
523 /*
524 * Configures the advertisement and resets
00db8189
AF
525 * autonegotiation if phydev->autoneg is on,
526 * forces the speed to the current settings in phydev
c5e38a94
AF
527 * if phydev->autoneg is off
528 */
00db8189
AF
529 int (*config_aneg)(struct phy_device *phydev);
530
76a423a3
FF
531 /* Determines the auto negotiation result */
532 int (*aneg_done)(struct phy_device *phydev);
533
00db8189
AF
534 /* Determines the negotiated speed and duplex */
535 int (*read_status)(struct phy_device *phydev);
536
537 /* Clears any pending interrupts */
538 int (*ack_interrupt)(struct phy_device *phydev);
539
540 /* Enables or disables interrupts */
541 int (*config_intr)(struct phy_device *phydev);
542
a8729eb3
AG
543 /*
544 * Checks if the PHY generated an interrupt.
545 * For multi-PHY devices with shared PHY interrupt pin
546 */
547 int (*did_interrupt)(struct phy_device *phydev);
548
00db8189
AF
549 /* Clears up any memory if needed */
550 void (*remove)(struct phy_device *phydev);
551
a30e2c18
DD
552 /* Returns true if this is a suitable driver for the given
553 * phydev. If NULL, matching is based on phy_id and
554 * phy_id_mask.
555 */
556 int (*match_phy_device)(struct phy_device *phydev);
557
c8f3a8c3
RC
558 /* Handles ethtool queries for hardware time stamping. */
559 int (*ts_info)(struct phy_device *phydev, struct ethtool_ts_info *ti);
560
c1f19b51
RC
561 /* Handles SIOCSHWTSTAMP ioctl for hardware time stamping. */
562 int (*hwtstamp)(struct phy_device *phydev, struct ifreq *ifr);
563
564 /*
565 * Requests a Rx timestamp for 'skb'. If the skb is accepted,
566 * the phy driver promises to deliver it using netif_rx() as
567 * soon as a timestamp becomes available. One of the
568 * PTP_CLASS_ values is passed in 'type'. The function must
569 * return true if the skb is accepted for delivery.
570 */
571 bool (*rxtstamp)(struct phy_device *dev, struct sk_buff *skb, int type);
572
573 /*
574 * Requests a Tx timestamp for 'skb'. The phy driver promises
da92b194 575 * to deliver it using skb_complete_tx_timestamp() as soon as a
c1f19b51
RC
576 * timestamp becomes available. One of the PTP_CLASS_ values
577 * is passed in 'type'.
578 */
579 void (*txtstamp)(struct phy_device *dev, struct sk_buff *skb, int type);
580
42e836eb
MS
581 /* Some devices (e.g. qnap TS-119P II) require PHY register changes to
582 * enable Wake on LAN, so set_wol is provided to be called in the
583 * ethernet driver's set_wol function. */
584 int (*set_wol)(struct phy_device *dev, struct ethtool_wolinfo *wol);
585
586 /* See set_wol, but for checking whether Wake on LAN is enabled. */
587 void (*get_wol)(struct phy_device *dev, struct ethtool_wolinfo *wol);
588
2b8f2a28
DM
589 /*
590 * Called to inform a PHY device driver when the core is about to
591 * change the link state. This callback is supposed to be used as
592 * fixup hook for drivers that need to take action when the link
593 * state changes. Drivers are by no means allowed to mess with the
594 * PHY device structure in their implementations.
595 */
596 void (*link_change_notify)(struct phy_device *dev);
597
1ee6b9bc
RK
598 /*
599 * Phy specific driver override for reading a MMD register.
600 * This function is optional for PHY specific drivers. When
601 * not provided, the default MMD read function will be used
602 * by phy_read_mmd(), which will use either a direct read for
603 * Clause 45 PHYs or an indirect read for Clause 22 PHYs.
604 * devnum is the MMD device number within the PHY device,
605 * regnum is the register within the selected MMD device.
606 */
607 int (*read_mmd)(struct phy_device *dev, int devnum, u16 regnum);
608
609 /*
610 * Phy specific driver override for writing a MMD register.
611 * This function is optional for PHY specific drivers. When
612 * not provided, the default MMD write function will be used
613 * by phy_write_mmd(), which will use either a direct write for
614 * Clause 45 PHYs, or an indirect write for Clause 22 PHYs.
615 * devnum is the MMD device number within the PHY device,
616 * regnum is the register within the selected MMD device.
617 * val is the value to be written.
618 */
619 int (*write_mmd)(struct phy_device *dev, int devnum, u16 regnum,
620 u16 val);
621
2f438366
ES
622 /* Get the size and type of the eeprom contained within a plug-in
623 * module */
624 int (*module_info)(struct phy_device *dev,
625 struct ethtool_modinfo *modinfo);
626
627 /* Get the eeprom information from the plug-in module */
628 int (*module_eeprom)(struct phy_device *dev,
629 struct ethtool_eeprom *ee, u8 *data);
630
f3a40945
AL
631 /* Get statistics from the phy using ethtool */
632 int (*get_sset_count)(struct phy_device *dev);
633 void (*get_strings)(struct phy_device *dev, u8 *data);
634 void (*get_stats)(struct phy_device *dev,
635 struct ethtool_stats *stats, u64 *data);
968ad9da
RL
636
637 /* Get and Set PHY tunables */
638 int (*get_tunable)(struct phy_device *dev,
639 struct ethtool_tunable *tuna, void *data);
640 int (*set_tunable)(struct phy_device *dev,
641 struct ethtool_tunable *tuna,
642 const void *data);
00db8189 643};
a9049e0c
AL
644#define to_phy_driver(d) container_of(to_mdio_common_driver(d), \
645 struct phy_driver, mdiodrv)
00db8189 646
f62220d3
AF
647#define PHY_ANY_ID "MATCH ANY PHY"
648#define PHY_ANY_UID 0xffffffff
649
650/* A Structure for boards to register fixups with the PHY Lib */
651struct phy_fixup {
652 struct list_head list;
4567d686 653 char bus_id[MII_BUS_ID_SIZE + 3];
f62220d3
AF
654 u32 phy_uid;
655 u32 phy_uid_mask;
656 int (*run)(struct phy_device *phydev);
657};
658
efabdfb9
AF
659/**
660 * phy_read_mmd - Convenience function for reading a register
661 * from an MMD on a given PHY.
662 * @phydev: The phy_device struct
663 * @devad: The MMD to read from
664 * @regnum: The register on the MMD to read
665 *
666 * Same rules as for phy_read();
667 */
9860118b 668int phy_read_mmd(struct phy_device *phydev, int devad, u32 regnum);
efabdfb9 669
2e888103
LB
670/**
671 * phy_read - Convenience function for reading a given PHY register
672 * @phydev: the phy_device struct
673 * @regnum: register number to read
674 *
675 * NOTE: MUST NOT be called from interrupt context,
676 * because the bus read/write functions may wait for an interrupt
677 * to conclude the operation.
678 */
abf35df2 679static inline int phy_read(struct phy_device *phydev, u32 regnum)
2e888103 680{
e5a03bfd 681 return mdiobus_read(phydev->mdio.bus, phydev->mdio.addr, regnum);
2e888103
LB
682}
683
684/**
685 * phy_write - Convenience function for writing a given PHY register
686 * @phydev: the phy_device struct
687 * @regnum: register number to write
688 * @val: value to write to @regnum
689 *
690 * NOTE: MUST NOT be called from interrupt context,
691 * because the bus read/write functions may wait for an interrupt
692 * to conclude the operation.
693 */
abf35df2 694static inline int phy_write(struct phy_device *phydev, u32 regnum, u16 val)
2e888103 695{
e5a03bfd 696 return mdiobus_write(phydev->mdio.bus, phydev->mdio.addr, regnum, val);
2e888103
LB
697}
698
2c7b4921
FF
699/**
700 * phy_interrupt_is_valid - Convenience function for testing a given PHY irq
701 * @phydev: the phy_device struct
702 *
703 * NOTE: must be kept in sync with addition/removal of PHY_POLL and
704 * PHY_IGNORE_INTERRUPT
705 */
706static inline bool phy_interrupt_is_valid(struct phy_device *phydev)
707{
708 return phydev->irq != PHY_POLL && phydev->irq != PHY_IGNORE_INTERRUPT;
709}
710
4284b6a5
FF
711/**
712 * phy_is_internal - Convenience function for testing if a PHY is internal
713 * @phydev: the phy_device struct
714 */
715static inline bool phy_is_internal(struct phy_device *phydev)
716{
717 return phydev->is_internal;
718}
719
32d0f783
IS
720/**
721 * phy_interface_mode_is_rgmii - Convenience function for testing if a
722 * PHY interface mode is RGMII (all variants)
723 * @mode: the phy_interface_t enum
724 */
725static inline bool phy_interface_mode_is_rgmii(phy_interface_t mode)
726{
727 return mode >= PHY_INTERFACE_MODE_RGMII &&
728 mode <= PHY_INTERFACE_MODE_RGMII_TXID;
729};
730
e463d88c
FF
731/**
732 * phy_interface_is_rgmii - Convenience function for testing if a PHY interface
733 * is RGMII (all variants)
734 * @phydev: the phy_device struct
735 */
736static inline bool phy_interface_is_rgmii(struct phy_device *phydev)
737{
32d0f783 738 return phy_interface_mode_is_rgmii(phydev->interface);
5a11dd7d
FF
739};
740
741/*
742 * phy_is_pseudo_fixed_link - Convenience function for testing if this
743 * PHY is the CPU port facing side of an Ethernet switch, or similar.
744 * @phydev: the phy_device struct
745 */
746static inline bool phy_is_pseudo_fixed_link(struct phy_device *phydev)
747{
748 return phydev->is_pseudo_fixed_link;
e463d88c
FF
749}
750
efabdfb9
AF
751/**
752 * phy_write_mmd - Convenience function for writing a register
753 * on an MMD on a given PHY.
754 * @phydev: The phy_device struct
755 * @devad: The MMD to read from
756 * @regnum: The register on the MMD to read
757 * @val: value to write to @regnum
758 *
759 * Same rules as for phy_write();
760 */
9860118b 761int phy_write_mmd(struct phy_device *phydev, int devad, u32 regnum, u16 val);
efabdfb9 762
ac28b9f8 763struct phy_device *phy_device_create(struct mii_bus *bus, int addr, int phy_id,
4017b4d3
SS
764 bool is_c45,
765 struct phy_c45_device_ids *c45_ids);
90eff909 766#if IS_ENABLED(CONFIG_PHYLIB)
ac28b9f8 767struct phy_device *get_phy_device(struct mii_bus *bus, int addr, bool is_c45);
4dea547f 768int phy_device_register(struct phy_device *phy);
90eff909
FF
769void phy_device_free(struct phy_device *phydev);
770#else
771static inline
772struct phy_device *get_phy_device(struct mii_bus *bus, int addr, bool is_c45)
773{
774 return NULL;
775}
776
777static inline int phy_device_register(struct phy_device *phy)
778{
779 return 0;
780}
781
782static inline void phy_device_free(struct phy_device *phydev) { }
783#endif /* CONFIG_PHYLIB */
38737e49 784void phy_device_remove(struct phy_device *phydev);
2f5cb434 785int phy_init_hw(struct phy_device *phydev);
481b5d93
SH
786int phy_suspend(struct phy_device *phydev);
787int phy_resume(struct phy_device *phydev);
4017b4d3
SS
788struct phy_device *phy_attach(struct net_device *dev, const char *bus_id,
789 phy_interface_t interface);
f8f76db1 790struct phy_device *phy_find_first(struct mii_bus *bus);
257184d7
AF
791int phy_attach_direct(struct net_device *dev, struct phy_device *phydev,
792 u32 flags, phy_interface_t interface);
fa94f6d9 793int phy_connect_direct(struct net_device *dev, struct phy_device *phydev,
4017b4d3
SS
794 void (*handler)(struct net_device *),
795 phy_interface_t interface);
796struct phy_device *phy_connect(struct net_device *dev, const char *bus_id,
797 void (*handler)(struct net_device *),
798 phy_interface_t interface);
e1393456
AF
799void phy_disconnect(struct phy_device *phydev);
800void phy_detach(struct phy_device *phydev);
801void phy_start(struct phy_device *phydev);
802void phy_stop(struct phy_device *phydev);
803int phy_start_aneg(struct phy_device *phydev);
372788f9 804int phy_aneg_done(struct phy_device *phydev);
e1393456 805
e1393456 806int phy_stop_interrupts(struct phy_device *phydev);
00db8189 807
4017b4d3
SS
808static inline int phy_read_status(struct phy_device *phydev)
809{
25149ef9
FF
810 if (!phydev->drv)
811 return -EIO;
812
00db8189
AF
813 return phydev->drv->read_status(phydev);
814}
815
72ba48be 816#define phydev_err(_phydev, format, args...) \
e5a03bfd 817 dev_err(&_phydev->mdio.dev, format, ##args)
72ba48be
AL
818
819#define phydev_dbg(_phydev, format, args...) \
e5a03bfd 820 dev_dbg(&_phydev->mdio.dev, format, ##args);
72ba48be 821
84eff6d1
AL
822static inline const char *phydev_name(const struct phy_device *phydev)
823{
e5a03bfd 824 return dev_name(&phydev->mdio.dev);
84eff6d1
AL
825}
826
2220943a
AL
827void phy_attached_print(struct phy_device *phydev, const char *fmt, ...)
828 __printf(2, 3);
829void phy_attached_info(struct phy_device *phydev);
5acde34a
RK
830
831/* Clause 22 PHY */
af6b6967 832int genphy_config_init(struct phy_device *phydev);
3fb69bca 833int genphy_setup_forced(struct phy_device *phydev);
00db8189
AF
834int genphy_restart_aneg(struct phy_device *phydev);
835int genphy_config_aneg(struct phy_device *phydev);
a9fa6e6a 836int genphy_aneg_done(struct phy_device *phydev);
00db8189
AF
837int genphy_update_link(struct phy_device *phydev);
838int genphy_read_status(struct phy_device *phydev);
0f0ca340
GC
839int genphy_suspend(struct phy_device *phydev);
840int genphy_resume(struct phy_device *phydev);
797ac071 841int genphy_soft_reset(struct phy_device *phydev);
0878fff1
FF
842static inline int genphy_no_soft_reset(struct phy_device *phydev)
843{
844 return 0;
845}
5acde34a
RK
846
847/* Clause 45 PHY */
848int genphy_c45_restart_aneg(struct phy_device *phydev);
849int genphy_c45_aneg_done(struct phy_device *phydev);
850int genphy_c45_read_link(struct phy_device *phydev, u32 mmd_mask);
851int genphy_c45_read_lpa(struct phy_device *phydev);
852int genphy_c45_read_pma(struct phy_device *phydev);
853int genphy_c45_pma_setup_forced(struct phy_device *phydev);
854int genphy_c45_an_disable_aneg(struct phy_device *phydev);
855
00db8189 856void phy_driver_unregister(struct phy_driver *drv);
d5bf9071 857void phy_drivers_unregister(struct phy_driver *drv, int n);
be01da72
AL
858int phy_driver_register(struct phy_driver *new_driver, struct module *owner);
859int phy_drivers_register(struct phy_driver *new_driver, int n,
860 struct module *owner);
4f9c85a1 861void phy_state_machine(struct work_struct *work);
664fcf12
AL
862void phy_change(struct phy_device *phydev);
863void phy_change_work(struct work_struct *work);
5ea94e76 864void phy_mac_interrupt(struct phy_device *phydev, int new_link);
29935aeb 865void phy_start_machine(struct phy_device *phydev);
00db8189 866void phy_stop_machine(struct phy_device *phydev);
f555f34f 867void phy_trigger_machine(struct phy_device *phydev, bool sync);
00db8189 868int phy_ethtool_sset(struct phy_device *phydev, struct ethtool_cmd *cmd);
2d55173e
PR
869int phy_ethtool_ksettings_get(struct phy_device *phydev,
870 struct ethtool_link_ksettings *cmd);
871int phy_ethtool_ksettings_set(struct phy_device *phydev,
872 const struct ethtool_link_ksettings *cmd);
4017b4d3 873int phy_mii_ioctl(struct phy_device *phydev, struct ifreq *ifr, int cmd);
e1393456
AF
874int phy_start_interrupts(struct phy_device *phydev);
875void phy_print_status(struct phy_device *phydev);
f3a6bd39 876int phy_set_max_speed(struct phy_device *phydev, u32 max_speed);
00db8189 877
f62220d3 878int phy_register_fixup(const char *bus_id, u32 phy_uid, u32 phy_uid_mask,
4017b4d3 879 int (*run)(struct phy_device *));
f62220d3 880int phy_register_fixup_for_id(const char *bus_id,
4017b4d3 881 int (*run)(struct phy_device *));
f62220d3 882int phy_register_fixup_for_uid(u32 phy_uid, u32 phy_uid_mask,
4017b4d3 883 int (*run)(struct phy_device *));
f62220d3 884
f38e7a32
WH
885int phy_unregister_fixup(const char *bus_id, u32 phy_uid, u32 phy_uid_mask);
886int phy_unregister_fixup_for_id(const char *bus_id);
887int phy_unregister_fixup_for_uid(u32 phy_uid, u32 phy_uid_mask);
888
a59a4d19
GC
889int phy_init_eee(struct phy_device *phydev, bool clk_stop_enable);
890int phy_get_eee_err(struct phy_device *phydev);
891int phy_ethtool_set_eee(struct phy_device *phydev, struct ethtool_eee *data);
892int phy_ethtool_get_eee(struct phy_device *phydev, struct ethtool_eee *data);
42e836eb 893int phy_ethtool_set_wol(struct phy_device *phydev, struct ethtool_wolinfo *wol);
4017b4d3
SS
894void phy_ethtool_get_wol(struct phy_device *phydev,
895 struct ethtool_wolinfo *wol);
9d9a77ce
PR
896int phy_ethtool_get_link_ksettings(struct net_device *ndev,
897 struct ethtool_link_ksettings *cmd);
898int phy_ethtool_set_link_ksettings(struct net_device *ndev,
899 const struct ethtool_link_ksettings *cmd);
e86a8987 900int phy_ethtool_nway_reset(struct net_device *ndev);
a59a4d19 901
90eff909 902#if IS_ENABLED(CONFIG_PHYLIB)
9b9a8bfc
AF
903int __init mdio_bus_init(void);
904void mdio_bus_exit(void);
90eff909 905#endif
9b9a8bfc 906
00db8189 907extern struct bus_type mdio_bus_type;
c31accd1 908
648ea013
FF
909struct mdio_board_info {
910 const char *bus_id;
911 char modalias[MDIO_NAME_SIZE];
912 int mdio_addr;
913 const void *platform_data;
914};
915
90eff909 916#if IS_ENABLED(CONFIG_MDIO_DEVICE)
648ea013
FF
917int mdiobus_register_board_info(const struct mdio_board_info *info,
918 unsigned int n);
919#else
920static inline int mdiobus_register_board_info(const struct mdio_board_info *i,
921 unsigned int n)
922{
923 return 0;
924}
925#endif
926
927
c31accd1
JH
928/**
929 * module_phy_driver() - Helper macro for registering PHY drivers
930 * @__phy_drivers: array of PHY drivers to register
931 *
932 * Helper macro for PHY drivers which do not do anything special in module
933 * init/exit. Each module may only use this macro once, and calling it
934 * replaces module_init() and module_exit().
935 */
936#define phy_module_driver(__phy_drivers, __count) \
937static int __init phy_module_init(void) \
938{ \
be01da72 939 return phy_drivers_register(__phy_drivers, __count, THIS_MODULE); \
c31accd1
JH
940} \
941module_init(phy_module_init); \
942static void __exit phy_module_exit(void) \
943{ \
944 phy_drivers_unregister(__phy_drivers, __count); \
945} \
946module_exit(phy_module_exit)
947
948#define module_phy_driver(__phy_drivers) \
949 phy_module_driver(__phy_drivers, ARRAY_SIZE(__phy_drivers))
950
00db8189 951#endif /* __PHY_H */