]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - include/linux/phy.h
8021q: fix a potential memory leak
[mirror_ubuntu-bionic-kernel.git] / include / linux / phy.h
CommitLineData
00db8189 1/*
00db8189
AF
2 * Framework and drivers for configuring and reading different PHYs
3 * Based on code in sungem_phy.c and gianfar_phy.c
4 *
5 * Author: Andy Fleming
6 *
7 * Copyright (c) 2004 Freescale Semiconductor, Inc.
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License as published by the
11 * Free Software Foundation; either version 2 of the License, or (at your
12 * option) any later version.
13 *
14 */
15
16#ifndef __PHY_H
17#define __PHY_H
18
19#include <linux/spinlock.h>
13df29f6
MR
20#include <linux/ethtool.h>
21#include <linux/mii.h>
22#include <linux/timer.h>
23#include <linux/workqueue.h>
8626d3b4 24#include <linux/mod_devicetable.h>
00db8189 25
60063497 26#include <linux/atomic.h>
0ac49527 27
e9fbdf17 28#define PHY_DEFAULT_FEATURES (SUPPORTED_Autoneg | \
00db8189
AF
29 SUPPORTED_TP | \
30 SUPPORTED_MII)
31
e9fbdf17
FF
32#define PHY_10BT_FEATURES (SUPPORTED_10baseT_Half | \
33 SUPPORTED_10baseT_Full)
34
35#define PHY_100BT_FEATURES (SUPPORTED_100baseT_Half | \
36 SUPPORTED_100baseT_Full)
37
38#define PHY_1000BT_FEATURES (SUPPORTED_1000baseT_Half | \
00db8189
AF
39 SUPPORTED_1000baseT_Full)
40
e9fbdf17
FF
41#define PHY_BASIC_FEATURES (PHY_10BT_FEATURES | \
42 PHY_100BT_FEATURES | \
43 PHY_DEFAULT_FEATURES)
44
45#define PHY_GBIT_FEATURES (PHY_BASIC_FEATURES | \
46 PHY_1000BT_FEATURES)
47
48
c5e38a94
AF
49/*
50 * Set phydev->irq to PHY_POLL if interrupts are not supported,
00db8189
AF
51 * or not desired for this PHY. Set to PHY_IGNORE_INTERRUPT if
52 * the attached driver handles the interrupt
53 */
54#define PHY_POLL -1
55#define PHY_IGNORE_INTERRUPT -2
56
57#define PHY_HAS_INTERRUPT 0x00000001
58#define PHY_HAS_MAGICANEG 0x00000002
4284b6a5 59#define PHY_IS_INTERNAL 0x00000004
00db8189 60
e8a2b6a4
AF
61/* Interface Mode definitions */
62typedef enum {
4157ef1b 63 PHY_INTERFACE_MODE_NA,
e8a2b6a4
AF
64 PHY_INTERFACE_MODE_MII,
65 PHY_INTERFACE_MODE_GMII,
66 PHY_INTERFACE_MODE_SGMII,
67 PHY_INTERFACE_MODE_TBI,
2cc70ba4 68 PHY_INTERFACE_MODE_REVMII,
e8a2b6a4
AF
69 PHY_INTERFACE_MODE_RMII,
70 PHY_INTERFACE_MODE_RGMII,
a999589c 71 PHY_INTERFACE_MODE_RGMII_ID,
7d400a4c
KP
72 PHY_INTERFACE_MODE_RGMII_RXID,
73 PHY_INTERFACE_MODE_RGMII_TXID,
4157ef1b
SG
74 PHY_INTERFACE_MODE_RTBI,
75 PHY_INTERFACE_MODE_SMII,
898dd0bd 76 PHY_INTERFACE_MODE_XGMII,
fd70f72c 77 PHY_INTERFACE_MODE_MOCA,
b9d12085 78 PHY_INTERFACE_MODE_QSGMII,
8a2fe56e 79 PHY_INTERFACE_MODE_MAX,
e8a2b6a4
AF
80} phy_interface_t;
81
8a2fe56e
FF
82/**
83 * It maps 'enum phy_interface_t' found in include/linux/phy.h
84 * into the device tree binding of 'phy-mode', so that Ethernet
85 * device driver can get phy interface from device tree.
86 */
87static inline const char *phy_modes(phy_interface_t interface)
88{
89 switch (interface) {
90 case PHY_INTERFACE_MODE_NA:
91 return "";
92 case PHY_INTERFACE_MODE_MII:
93 return "mii";
94 case PHY_INTERFACE_MODE_GMII:
95 return "gmii";
96 case PHY_INTERFACE_MODE_SGMII:
97 return "sgmii";
98 case PHY_INTERFACE_MODE_TBI:
99 return "tbi";
100 case PHY_INTERFACE_MODE_REVMII:
101 return "rev-mii";
102 case PHY_INTERFACE_MODE_RMII:
103 return "rmii";
104 case PHY_INTERFACE_MODE_RGMII:
105 return "rgmii";
106 case PHY_INTERFACE_MODE_RGMII_ID:
107 return "rgmii-id";
108 case PHY_INTERFACE_MODE_RGMII_RXID:
109 return "rgmii-rxid";
110 case PHY_INTERFACE_MODE_RGMII_TXID:
111 return "rgmii-txid";
112 case PHY_INTERFACE_MODE_RTBI:
113 return "rtbi";
114 case PHY_INTERFACE_MODE_SMII:
115 return "smii";
116 case PHY_INTERFACE_MODE_XGMII:
117 return "xgmii";
fd70f72c
FF
118 case PHY_INTERFACE_MODE_MOCA:
119 return "moca";
b9d12085
TP
120 case PHY_INTERFACE_MODE_QSGMII:
121 return "qsgmii";
8a2fe56e
FF
122 default:
123 return "unknown";
124 }
125}
126
00db8189 127
e8a2b6a4 128#define PHY_INIT_TIMEOUT 100000
00db8189
AF
129#define PHY_STATE_TIME 1
130#define PHY_FORCE_TIMEOUT 10
131#define PHY_AN_TIMEOUT 10
132
e8a2b6a4 133#define PHY_MAX_ADDR 32
00db8189 134
a4d00f17 135/* Used when trying to connect to a specific phy (mii bus id:phy device id) */
9d9326d3
AF
136#define PHY_ID_FMT "%s:%02x"
137
138/*
139 * Need to be a little smaller than phydev->dev.bus_id to leave room
140 * for the ":%02x"
141 */
8e401ecc 142#define MII_BUS_ID_SIZE (20 - 3)
a4d00f17 143
abf35df2
JG
144/* Or MII_ADDR_C45 into regnum for read/write on mii_bus to enable the 21 bit
145 IEEE 802.3ae clause 45 addressing mode used by 10GIGE phy chips. */
146#define MII_ADDR_C45 (1<<30)
147
313162d0
PG
148struct device;
149struct sk_buff;
150
c5e38a94
AF
151/*
152 * The Bus class for PHYs. Devices which provide access to
153 * PHYs should register using this structure
154 */
00db8189
AF
155struct mii_bus {
156 const char *name;
9d9326d3 157 char id[MII_BUS_ID_SIZE];
00db8189
AF
158 void *priv;
159 int (*read)(struct mii_bus *bus, int phy_id, int regnum);
160 int (*write)(struct mii_bus *bus, int phy_id, int regnum, u16 val);
161 int (*reset)(struct mii_bus *bus);
162
c5e38a94
AF
163 /*
164 * A lock to ensure that only one thing can read/write
165 * the MDIO bus at a time
166 */
35b5f6b1 167 struct mutex mdio_lock;
00db8189 168
18ee49dd 169 struct device *parent;
46abc021
LB
170 enum {
171 MDIOBUS_ALLOCATED = 1,
172 MDIOBUS_REGISTERED,
173 MDIOBUS_UNREGISTERED,
174 MDIOBUS_RELEASED,
175 } state;
176 struct device dev;
00db8189
AF
177
178 /* list of all PHYs on bus */
179 struct phy_device *phy_map[PHY_MAX_ADDR];
180
c6883996 181 /* PHY addresses to be ignored when probing */
f896424c
MP
182 u32 phy_mask;
183
c5e38a94
AF
184 /*
185 * Pointer to an array of interrupts, each PHY's
186 * interrupt at the index matching its address
187 */
00db8189
AF
188 int *irq;
189};
46abc021 190#define to_mii_bus(d) container_of(d, struct mii_bus, dev)
00db8189 191
eb8a54a7
TT
192struct mii_bus *mdiobus_alloc_size(size_t);
193static inline struct mii_bus *mdiobus_alloc(void)
194{
195 return mdiobus_alloc_size(0);
196}
197
2e888103
LB
198int mdiobus_register(struct mii_bus *bus);
199void mdiobus_unregister(struct mii_bus *bus);
200void mdiobus_free(struct mii_bus *bus);
6d48f44b
GS
201struct mii_bus *devm_mdiobus_alloc_size(struct device *dev, int sizeof_priv);
202static inline struct mii_bus *devm_mdiobus_alloc(struct device *dev)
203{
204 return devm_mdiobus_alloc_size(dev, 0);
205}
206
207void devm_mdiobus_free(struct device *dev, struct mii_bus *bus);
2e888103 208struct phy_device *mdiobus_scan(struct mii_bus *bus, int addr);
abf35df2
JG
209int mdiobus_read(struct mii_bus *bus, int addr, u32 regnum);
210int mdiobus_write(struct mii_bus *bus, int addr, u32 regnum, u16 val);
2e888103
LB
211
212
e8a2b6a4
AF
213#define PHY_INTERRUPT_DISABLED 0x0
214#define PHY_INTERRUPT_ENABLED 0x80000000
00db8189
AF
215
216/* PHY state machine states:
217 *
218 * DOWN: PHY device and driver are not ready for anything. probe
219 * should be called if and only if the PHY is in this state,
220 * given that the PHY device exists.
221 * - PHY driver probe function will, depending on the PHY, set
222 * the state to STARTING or READY
223 *
224 * STARTING: PHY device is coming up, and the ethernet driver is
225 * not ready. PHY drivers may set this in the probe function.
226 * If they do, they are responsible for making sure the state is
227 * eventually set to indicate whether the PHY is UP or READY,
228 * depending on the state when the PHY is done starting up.
229 * - PHY driver will set the state to READY
230 * - start will set the state to PENDING
231 *
232 * READY: PHY is ready to send and receive packets, but the
233 * controller is not. By default, PHYs which do not implement
234 * probe will be set to this state by phy_probe(). If the PHY
235 * driver knows the PHY is ready, and the PHY state is STARTING,
236 * then it sets this STATE.
237 * - start will set the state to UP
238 *
239 * PENDING: PHY device is coming up, but the ethernet driver is
240 * ready. phy_start will set this state if the PHY state is
241 * STARTING.
242 * - PHY driver will set the state to UP when the PHY is ready
243 *
244 * UP: The PHY and attached device are ready to do work.
245 * Interrupts should be started here.
246 * - timer moves to AN
247 *
248 * AN: The PHY is currently negotiating the link state. Link is
249 * therefore down for now. phy_timer will set this state when it
250 * detects the state is UP. config_aneg will set this state
251 * whenever called with phydev->autoneg set to AUTONEG_ENABLE.
252 * - If autonegotiation finishes, but there's no link, it sets
253 * the state to NOLINK.
254 * - If aneg finishes with link, it sets the state to RUNNING,
255 * and calls adjust_link
256 * - If autonegotiation did not finish after an arbitrary amount
257 * of time, autonegotiation should be tried again if the PHY
258 * supports "magic" autonegotiation (back to AN)
259 * - If it didn't finish, and no magic_aneg, move to FORCING.
260 *
261 * NOLINK: PHY is up, but not currently plugged in.
262 * - If the timer notes that the link comes back, we move to RUNNING
263 * - config_aneg moves to AN
264 * - phy_stop moves to HALTED
265 *
266 * FORCING: PHY is being configured with forced settings
267 * - if link is up, move to RUNNING
268 * - If link is down, we drop to the next highest setting, and
269 * retry (FORCING) after a timeout
270 * - phy_stop moves to HALTED
271 *
272 * RUNNING: PHY is currently up, running, and possibly sending
273 * and/or receiving packets
274 * - timer will set CHANGELINK if we're polling (this ensures the
275 * link state is polled every other cycle of this state machine,
276 * which makes it every other second)
277 * - irq will set CHANGELINK
278 * - config_aneg will set AN
279 * - phy_stop moves to HALTED
280 *
281 * CHANGELINK: PHY experienced a change in link state
282 * - timer moves to RUNNING if link
283 * - timer moves to NOLINK if the link is down
284 * - phy_stop moves to HALTED
285 *
286 * HALTED: PHY is up, but no polling or interrupts are done. Or
287 * PHY is in an error state.
288 *
289 * - phy_start moves to RESUMING
290 *
291 * RESUMING: PHY was halted, but now wants to run again.
292 * - If we are forcing, or aneg is done, timer moves to RUNNING
293 * - If aneg is not done, timer moves to AN
294 * - phy_stop moves to HALTED
295 */
296enum phy_state {
4017b4d3 297 PHY_DOWN = 0,
00db8189
AF
298 PHY_STARTING,
299 PHY_READY,
300 PHY_PENDING,
301 PHY_UP,
302 PHY_AN,
303 PHY_RUNNING,
304 PHY_NOLINK,
305 PHY_FORCING,
306 PHY_CHANGELINK,
307 PHY_HALTED,
308 PHY_RESUMING
309};
310
ac28b9f8
DD
311/**
312 * struct phy_c45_device_ids - 802.3-c45 Device Identifiers
313 * @devices_in_package: Bit vector of devices present.
314 * @device_ids: The device identifer for each present device.
315 */
316struct phy_c45_device_ids {
317 u32 devices_in_package;
318 u32 device_ids[8];
319};
c1f19b51 320
00db8189
AF
321/* phy_device: An instance of a PHY
322 *
323 * drv: Pointer to the driver for this PHY instance
324 * bus: Pointer to the bus this PHY is on
325 * dev: driver model device structure for this PHY
326 * phy_id: UID for this device found during discovery
ac28b9f8
DD
327 * c45_ids: 802.3-c45 Device Identifers if is_c45.
328 * is_c45: Set to true if this phy uses clause 45 addressing.
4284b6a5 329 * is_internal: Set to true if this phy is internal to a MAC.
00db8189
AF
330 * state: state of the PHY for management purposes
331 * dev_flags: Device-specific flags used by the PHY driver.
332 * addr: Bus address of PHY
333 * link_timeout: The number of timer firings to wait before the
334 * giving up on the current attempt at acquiring a link
335 * irq: IRQ number of the PHY's interrupt (-1 if none)
336 * phy_timer: The timer for handling the state machine
337 * phy_queue: A work_queue for the interrupt
338 * attached_dev: The attached enet driver's device instance ptr
339 * adjust_link: Callback for the enet controller to respond to
340 * changes in the link state.
00db8189 341 *
114002bc
FF
342 * speed, duplex, pause, supported, advertising, lp_advertising,
343 * and autoneg are used like in mii_if_info
00db8189
AF
344 *
345 * interrupts currently only supports enabled or disabled,
346 * but could be changed in the future to support enabling
347 * and disabling specific interrupts
348 *
349 * Contains some infrastructure for polling and interrupt
350 * handling, as well as handling shifts in PHY hardware state
351 */
352struct phy_device {
353 /* Information about the PHY type */
354 /* And management functions */
355 struct phy_driver *drv;
356
357 struct mii_bus *bus;
358
359 struct device dev;
360
361 u32 phy_id;
362
ac28b9f8
DD
363 struct phy_c45_device_ids c45_ids;
364 bool is_c45;
4284b6a5 365 bool is_internal;
b0ae009f 366 bool has_fixups;
ac28b9f8 367
00db8189
AF
368 enum phy_state state;
369
370 u32 dev_flags;
371
e8a2b6a4
AF
372 phy_interface_t interface;
373
c6883996 374 /* Bus address of the PHY (0-31) */
00db8189
AF
375 int addr;
376
c5e38a94
AF
377 /*
378 * forced speed & duplex (no autoneg)
00db8189
AF
379 * partner speed & duplex & pause (autoneg)
380 */
381 int speed;
382 int duplex;
383 int pause;
384 int asym_pause;
385
386 /* The most recently read link state */
387 int link;
388
389 /* Enabled Interrupts */
390 u32 interrupts;
391
392 /* Union of PHY and Attached devices' supported modes */
393 /* See mii.h for more info */
394 u32 supported;
395 u32 advertising;
114002bc 396 u32 lp_advertising;
00db8189
AF
397
398 int autoneg;
399
400 int link_timeout;
401
c5e38a94
AF
402 /*
403 * Interrupt number for this PHY
404 * -1 means no interrupt
405 */
00db8189
AF
406 int irq;
407
408 /* private data pointer */
409 /* For use by PHYs to maintain extra state */
410 void *priv;
411
412 /* Interrupt and Polling infrastructure */
413 struct work_struct phy_queue;
a390d1f3 414 struct delayed_work state_queue;
0ac49527 415 atomic_t irq_disable;
00db8189 416
35b5f6b1 417 struct mutex lock;
00db8189
AF
418
419 struct net_device *attached_dev;
420
421 void (*adjust_link)(struct net_device *dev);
00db8189
AF
422};
423#define to_phy_device(d) container_of(d, struct phy_device, dev)
424
425/* struct phy_driver: Driver structure for a particular PHY type
426 *
427 * phy_id: The result of reading the UID registers of this PHY
428 * type, and ANDing them with the phy_id_mask. This driver
429 * only works for PHYs with IDs which match this field
430 * name: The friendly name of this PHY type
431 * phy_id_mask: Defines the important bits of the phy_id
432 * features: A list of features (speed, duplex, etc) supported
433 * by this PHY
434 * flags: A bitfield defining certain other features this PHY
435 * supports (like interrupts)
436 *
437 * The drivers must implement config_aneg and read_status. All
438 * other functions are optional. Note that none of these
439 * functions should be called from interrupt time. The goal is
440 * for the bus read/write functions to be able to block when the
441 * bus transaction is happening, and be freed up by an interrupt
442 * (The MPC85xx has this ability, though it is not currently
443 * supported in the driver).
444 */
445struct phy_driver {
446 u32 phy_id;
447 char *name;
448 unsigned int phy_id_mask;
449 u32 features;
450 u32 flags;
451
c5e38a94 452 /*
9df81dd7
FF
453 * Called to issue a PHY software reset
454 */
455 int (*soft_reset)(struct phy_device *phydev);
456
457 /*
c5e38a94
AF
458 * Called to initialize the PHY,
459 * including after a reset
460 */
00db8189
AF
461 int (*config_init)(struct phy_device *phydev);
462
c5e38a94
AF
463 /*
464 * Called during discovery. Used to set
465 * up device-specific structures, if any
466 */
00db8189
AF
467 int (*probe)(struct phy_device *phydev);
468
469 /* PHY Power Management */
470 int (*suspend)(struct phy_device *phydev);
471 int (*resume)(struct phy_device *phydev);
472
c5e38a94
AF
473 /*
474 * Configures the advertisement and resets
00db8189
AF
475 * autonegotiation if phydev->autoneg is on,
476 * forces the speed to the current settings in phydev
c5e38a94
AF
477 * if phydev->autoneg is off
478 */
00db8189
AF
479 int (*config_aneg)(struct phy_device *phydev);
480
76a423a3
FF
481 /* Determines the auto negotiation result */
482 int (*aneg_done)(struct phy_device *phydev);
483
00db8189
AF
484 /* Determines the negotiated speed and duplex */
485 int (*read_status)(struct phy_device *phydev);
486
487 /* Clears any pending interrupts */
488 int (*ack_interrupt)(struct phy_device *phydev);
489
490 /* Enables or disables interrupts */
491 int (*config_intr)(struct phy_device *phydev);
492
a8729eb3
AG
493 /*
494 * Checks if the PHY generated an interrupt.
495 * For multi-PHY devices with shared PHY interrupt pin
496 */
497 int (*did_interrupt)(struct phy_device *phydev);
498
00db8189
AF
499 /* Clears up any memory if needed */
500 void (*remove)(struct phy_device *phydev);
501
a30e2c18
DD
502 /* Returns true if this is a suitable driver for the given
503 * phydev. If NULL, matching is based on phy_id and
504 * phy_id_mask.
505 */
506 int (*match_phy_device)(struct phy_device *phydev);
507
c8f3a8c3
RC
508 /* Handles ethtool queries for hardware time stamping. */
509 int (*ts_info)(struct phy_device *phydev, struct ethtool_ts_info *ti);
510
c1f19b51
RC
511 /* Handles SIOCSHWTSTAMP ioctl for hardware time stamping. */
512 int (*hwtstamp)(struct phy_device *phydev, struct ifreq *ifr);
513
514 /*
515 * Requests a Rx timestamp for 'skb'. If the skb is accepted,
516 * the phy driver promises to deliver it using netif_rx() as
517 * soon as a timestamp becomes available. One of the
518 * PTP_CLASS_ values is passed in 'type'. The function must
519 * return true if the skb is accepted for delivery.
520 */
521 bool (*rxtstamp)(struct phy_device *dev, struct sk_buff *skb, int type);
522
523 /*
524 * Requests a Tx timestamp for 'skb'. The phy driver promises
da92b194 525 * to deliver it using skb_complete_tx_timestamp() as soon as a
c1f19b51
RC
526 * timestamp becomes available. One of the PTP_CLASS_ values
527 * is passed in 'type'.
528 */
529 void (*txtstamp)(struct phy_device *dev, struct sk_buff *skb, int type);
530
42e836eb
MS
531 /* Some devices (e.g. qnap TS-119P II) require PHY register changes to
532 * enable Wake on LAN, so set_wol is provided to be called in the
533 * ethernet driver's set_wol function. */
534 int (*set_wol)(struct phy_device *dev, struct ethtool_wolinfo *wol);
535
536 /* See set_wol, but for checking whether Wake on LAN is enabled. */
537 void (*get_wol)(struct phy_device *dev, struct ethtool_wolinfo *wol);
538
00db8189
AF
539 struct device_driver driver;
540};
541#define to_phy_driver(d) container_of(d, struct phy_driver, driver)
542
f62220d3
AF
543#define PHY_ANY_ID "MATCH ANY PHY"
544#define PHY_ANY_UID 0xffffffff
545
546/* A Structure for boards to register fixups with the PHY Lib */
547struct phy_fixup {
548 struct list_head list;
8e401ecc 549 char bus_id[20];
f62220d3
AF
550 u32 phy_uid;
551 u32 phy_uid_mask;
552 int (*run)(struct phy_device *phydev);
553};
554
efabdfb9
AF
555/**
556 * phy_read_mmd - Convenience function for reading a register
557 * from an MMD on a given PHY.
558 * @phydev: The phy_device struct
559 * @devad: The MMD to read from
560 * @regnum: The register on the MMD to read
561 *
562 * Same rules as for phy_read();
563 */
564static inline int phy_read_mmd(struct phy_device *phydev, int devad, u32 regnum)
565{
566 if (!phydev->is_c45)
567 return -EOPNOTSUPP;
568
569 return mdiobus_read(phydev->bus, phydev->addr,
570 MII_ADDR_C45 | (devad << 16) | (regnum & 0xffff));
571}
572
2e888103
LB
573/**
574 * phy_read - Convenience function for reading a given PHY register
575 * @phydev: the phy_device struct
576 * @regnum: register number to read
577 *
578 * NOTE: MUST NOT be called from interrupt context,
579 * because the bus read/write functions may wait for an interrupt
580 * to conclude the operation.
581 */
abf35df2 582static inline int phy_read(struct phy_device *phydev, u32 regnum)
2e888103
LB
583{
584 return mdiobus_read(phydev->bus, phydev->addr, regnum);
585}
586
587/**
588 * phy_write - Convenience function for writing a given PHY register
589 * @phydev: the phy_device struct
590 * @regnum: register number to write
591 * @val: value to write to @regnum
592 *
593 * NOTE: MUST NOT be called from interrupt context,
594 * because the bus read/write functions may wait for an interrupt
595 * to conclude the operation.
596 */
abf35df2 597static inline int phy_write(struct phy_device *phydev, u32 regnum, u16 val)
2e888103
LB
598{
599 return mdiobus_write(phydev->bus, phydev->addr, regnum, val);
600}
601
2c7b4921
FF
602/**
603 * phy_interrupt_is_valid - Convenience function for testing a given PHY irq
604 * @phydev: the phy_device struct
605 *
606 * NOTE: must be kept in sync with addition/removal of PHY_POLL and
607 * PHY_IGNORE_INTERRUPT
608 */
609static inline bool phy_interrupt_is_valid(struct phy_device *phydev)
610{
611 return phydev->irq != PHY_POLL && phydev->irq != PHY_IGNORE_INTERRUPT;
612}
613
4284b6a5
FF
614/**
615 * phy_is_internal - Convenience function for testing if a PHY is internal
616 * @phydev: the phy_device struct
617 */
618static inline bool phy_is_internal(struct phy_device *phydev)
619{
620 return phydev->is_internal;
621}
622
efabdfb9
AF
623/**
624 * phy_write_mmd - Convenience function for writing a register
625 * on an MMD on a given PHY.
626 * @phydev: The phy_device struct
627 * @devad: The MMD to read from
628 * @regnum: The register on the MMD to read
629 * @val: value to write to @regnum
630 *
631 * Same rules as for phy_write();
632 */
633static inline int phy_write_mmd(struct phy_device *phydev, int devad,
634 u32 regnum, u16 val)
635{
636 if (!phydev->is_c45)
637 return -EOPNOTSUPP;
638
639 regnum = MII_ADDR_C45 | ((devad & 0x1f) << 16) | (regnum & 0xffff);
640
641 return mdiobus_write(phydev->bus, phydev->addr, regnum, val);
642}
643
ac28b9f8 644struct phy_device *phy_device_create(struct mii_bus *bus, int addr, int phy_id,
4017b4d3
SS
645 bool is_c45,
646 struct phy_c45_device_ids *c45_ids);
ac28b9f8 647struct phy_device *get_phy_device(struct mii_bus *bus, int addr, bool is_c45);
4dea547f 648int phy_device_register(struct phy_device *phy);
2f5cb434 649int phy_init_hw(struct phy_device *phydev);
481b5d93
SH
650int phy_suspend(struct phy_device *phydev);
651int phy_resume(struct phy_device *phydev);
4017b4d3
SS
652struct phy_device *phy_attach(struct net_device *dev, const char *bus_id,
653 phy_interface_t interface);
f8f76db1 654struct phy_device *phy_find_first(struct mii_bus *bus);
257184d7
AF
655int phy_attach_direct(struct net_device *dev, struct phy_device *phydev,
656 u32 flags, phy_interface_t interface);
fa94f6d9 657int phy_connect_direct(struct net_device *dev, struct phy_device *phydev,
4017b4d3
SS
658 void (*handler)(struct net_device *),
659 phy_interface_t interface);
660struct phy_device *phy_connect(struct net_device *dev, const char *bus_id,
661 void (*handler)(struct net_device *),
662 phy_interface_t interface);
e1393456
AF
663void phy_disconnect(struct phy_device *phydev);
664void phy_detach(struct phy_device *phydev);
665void phy_start(struct phy_device *phydev);
666void phy_stop(struct phy_device *phydev);
667int phy_start_aneg(struct phy_device *phydev);
668
e1393456 669int phy_stop_interrupts(struct phy_device *phydev);
00db8189 670
4017b4d3
SS
671static inline int phy_read_status(struct phy_device *phydev)
672{
00db8189
AF
673 return phydev->drv->read_status(phydev);
674}
675
af6b6967 676int genphy_config_init(struct phy_device *phydev);
3fb69bca 677int genphy_setup_forced(struct phy_device *phydev);
00db8189
AF
678int genphy_restart_aneg(struct phy_device *phydev);
679int genphy_config_aneg(struct phy_device *phydev);
a9fa6e6a 680int genphy_aneg_done(struct phy_device *phydev);
00db8189
AF
681int genphy_update_link(struct phy_device *phydev);
682int genphy_read_status(struct phy_device *phydev);
0f0ca340
GC
683int genphy_suspend(struct phy_device *phydev);
684int genphy_resume(struct phy_device *phydev);
797ac071 685int genphy_soft_reset(struct phy_device *phydev);
00db8189 686void phy_driver_unregister(struct phy_driver *drv);
d5bf9071 687void phy_drivers_unregister(struct phy_driver *drv, int n);
00db8189 688int phy_driver_register(struct phy_driver *new_driver);
d5bf9071 689int phy_drivers_register(struct phy_driver *new_driver, int n);
4f9c85a1 690void phy_state_machine(struct work_struct *work);
5ea94e76
FF
691void phy_change(struct work_struct *work);
692void phy_mac_interrupt(struct phy_device *phydev, int new_link);
29935aeb 693void phy_start_machine(struct phy_device *phydev);
00db8189
AF
694void phy_stop_machine(struct phy_device *phydev);
695int phy_ethtool_sset(struct phy_device *phydev, struct ethtool_cmd *cmd);
696int phy_ethtool_gset(struct phy_device *phydev, struct ethtool_cmd *cmd);
4017b4d3 697int phy_mii_ioctl(struct phy_device *phydev, struct ifreq *ifr, int cmd);
e1393456
AF
698int phy_start_interrupts(struct phy_device *phydev);
699void phy_print_status(struct phy_device *phydev);
6f4a7f41 700void phy_device_free(struct phy_device *phydev);
00db8189 701
f62220d3 702int phy_register_fixup(const char *bus_id, u32 phy_uid, u32 phy_uid_mask,
4017b4d3 703 int (*run)(struct phy_device *));
f62220d3 704int phy_register_fixup_for_id(const char *bus_id,
4017b4d3 705 int (*run)(struct phy_device *));
f62220d3 706int phy_register_fixup_for_uid(u32 phy_uid, u32 phy_uid_mask,
4017b4d3 707 int (*run)(struct phy_device *));
f62220d3 708
a59a4d19
GC
709int phy_init_eee(struct phy_device *phydev, bool clk_stop_enable);
710int phy_get_eee_err(struct phy_device *phydev);
711int phy_ethtool_set_eee(struct phy_device *phydev, struct ethtool_eee *data);
712int phy_ethtool_get_eee(struct phy_device *phydev, struct ethtool_eee *data);
42e836eb 713int phy_ethtool_set_wol(struct phy_device *phydev, struct ethtool_wolinfo *wol);
4017b4d3
SS
714void phy_ethtool_get_wol(struct phy_device *phydev,
715 struct ethtool_wolinfo *wol);
a59a4d19 716
9b9a8bfc
AF
717int __init mdio_bus_init(void);
718void mdio_bus_exit(void);
719
00db8189 720extern struct bus_type mdio_bus_type;
00db8189 721#endif /* __PHY_H */