]>
Commit | Line | Data |
---|---|---|
b2441318 | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
3e947943 MD |
2 | #ifndef __SMC91X_H__ |
3 | #define __SMC91X_H__ | |
4 | ||
2fb04fdf RK |
5 | /* |
6 | * These bits define which access sizes a platform can support, rather | |
7 | * than the maximal access size. So, if your platform can do 16-bit | |
8 | * and 32-bit accesses to the SMC91x device, but not 8-bit, set both | |
9 | * SMC91X_USE_16BIT and SMC91X_USE_32BIT. | |
10 | * | |
11 | * The SMC91x driver requires at least one of SMC91X_USE_8BIT or | |
12 | * SMC91X_USE_16BIT to be supported - just setting SMC91X_USE_32BIT is | |
13 | * an invalid configuration. | |
14 | */ | |
3e947943 MD |
15 | #define SMC91X_USE_8BIT (1 << 0) |
16 | #define SMC91X_USE_16BIT (1 << 1) | |
17 | #define SMC91X_USE_32BIT (1 << 2) | |
18 | ||
c4f0e767 EM |
19 | #define SMC91X_NOWAIT (1 << 3) |
20 | ||
15919886 EM |
21 | /* two bits for IO_SHIFT, let's hope later designs will keep this sane */ |
22 | #define SMC91X_IO_SHIFT_0 (0 << 4) | |
23 | #define SMC91X_IO_SHIFT_1 (1 << 4) | |
24 | #define SMC91X_IO_SHIFT_2 (2 << 4) | |
25 | #define SMC91X_IO_SHIFT_3 (3 << 4) | |
26 | #define SMC91X_IO_SHIFT(x) (((x) >> 4) & 0x3) | |
27 | ||
52256c0e EM |
28 | #define SMC91X_USE_DMA (1 << 6) |
29 | ||
fb683f16 MZ |
30 | #define RPC_LED_100_10 (0x00) /* LED = 100Mbps OR's with 10Mbps link detect */ |
31 | #define RPC_LED_RES (0x01) /* LED = Reserved */ | |
32 | #define RPC_LED_10 (0x02) /* LED = 10Mbps link detect */ | |
33 | #define RPC_LED_FD (0x03) /* LED = Full Duplex Mode */ | |
34 | #define RPC_LED_TX_RX (0x04) /* LED = TX or RX packet occurred */ | |
25985edc | 35 | #define RPC_LED_100 (0x05) /* LED = 100Mbps link detect */ |
fb683f16 MZ |
36 | #define RPC_LED_TX (0x06) /* LED = TX packet occurred */ |
37 | #define RPC_LED_RX (0x07) /* LED = RX packet occurred */ | |
38 | ||
3e947943 MD |
39 | struct smc91x_platdata { |
40 | unsigned long flags; | |
b0dbcf51 RK |
41 | unsigned char leda; |
42 | unsigned char ledb; | |
9a974342 | 43 | bool pxa_u16_align4; /* PXA buggy u16 writes on 4*n+2 addresses */ |
3e947943 MD |
44 | }; |
45 | ||
46 | #endif /* __SMC91X_H__ */ |