]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - include/linux/ssb/ssb.h
Merge branch 'ep93xx' into devel
[mirror_ubuntu-zesty-kernel.git] / include / linux / ssb / ssb.h
CommitLineData
61e115a5
MB
1#ifndef LINUX_SSB_H_
2#define LINUX_SSB_H_
3
4#include <linux/device.h>
5#include <linux/list.h>
6#include <linux/types.h>
7#include <linux/spinlock.h>
8#include <linux/pci.h>
9#include <linux/mod_devicetable.h>
9c0c7a42 10#include <linux/dma-mapping.h>
61e115a5
MB
11
12#include <linux/ssb/ssb_regs.h>
13
14
15struct pcmcia_device;
16struct ssb_bus;
17struct ssb_driver;
18
61e115a5
MB
19struct ssb_sprom {
20 u8 revision;
ac82fab4
LF
21 u8 il0mac[6]; /* MAC address for 802.11b/g */
22 u8 et0mac[6]; /* MAC address for Ethernet */
23 u8 et1mac[6]; /* MAC address for 802.11a */
24 u8 et0phyaddr; /* MII address for enet0 */
25 u8 et1phyaddr; /* MII address for enet1 */
e861b98d
MB
26 u8 et0mdcport; /* MDIO for enet0 */
27 u8 et1mdcport; /* MDIO for enet1 */
28 u8 board_rev; /* Board revision number from SPROM. */
ac82fab4 29 u8 country_code; /* Country Code */
e861b98d
MB
30 u8 ant_available_a; /* A-PHY antenna available bits (up to 4) */
31 u8 ant_available_bg; /* B/G-PHY antenna available bits (up to 4) */
ac82fab4
LF
32 u16 pa0b0;
33 u16 pa0b1;
34 u16 pa0b2;
35 u16 pa1b0;
36 u16 pa1b1;
37 u16 pa1b2;
38 u8 gpio0; /* GPIO pin 0 */
39 u8 gpio1; /* GPIO pin 1 */
40 u8 gpio2; /* GPIO pin 2 */
41 u8 gpio3; /* GPIO pin 3 */
42 u16 maxpwr_a; /* A-PHY Amplifier Max Power (in dBm Q5.2) */
43 u16 maxpwr_bg; /* B/G-PHY Amplifier Max Power (in dBm Q5.2) */
44 u8 itssi_a; /* Idle TSSI Target for A-PHY */
45 u8 itssi_bg; /* Idle TSSI Target for B/G-PHY */
46 u16 boardflags_lo; /* Boardflags (low 16 bits) */
af4b7450 47 u16 boardflags_hi; /* Boardflags (high 16 bits) */
e861b98d
MB
48
49 /* Antenna gain values for up to 4 antennas
50 * on each band. Values in dBm/4 (Q5.2). Negative gain means the
51 * loss in the connectors is bigger than the gain. */
52 struct {
53 struct {
54 s8 a0, a1, a2, a3;
55 } ghz24; /* 2.4GHz band */
56 struct {
57 s8 a0, a1, a2, a3;
58 } ghz5; /* 5GHz band */
59 } antenna_gain;
ac82fab4
LF
60
61 /* TODO - add any parameters needed from rev 2, 3, or 4 SPROMs */
61e115a5
MB
62};
63
64/* Information about the PCB the circuitry is soldered on. */
65struct ssb_boardinfo {
66 u16 vendor;
67 u16 type;
68 u16 rev;
69};
70
71
72struct ssb_device;
73/* Lowlevel read/write operations on the device MMIO.
74 * Internal, don't use that outside of ssb. */
75struct ssb_bus_ops {
ffc7689d 76 u8 (*read8)(struct ssb_device *dev, u16 offset);
61e115a5
MB
77 u16 (*read16)(struct ssb_device *dev, u16 offset);
78 u32 (*read32)(struct ssb_device *dev, u16 offset);
ffc7689d 79 void (*write8)(struct ssb_device *dev, u16 offset, u8 value);
61e115a5
MB
80 void (*write16)(struct ssb_device *dev, u16 offset, u16 value);
81 void (*write32)(struct ssb_device *dev, u16 offset, u32 value);
d625a29b
MB
82#ifdef CONFIG_SSB_BLOCKIO
83 void (*block_read)(struct ssb_device *dev, void *buffer,
84 size_t count, u16 offset, u8 reg_width);
85 void (*block_write)(struct ssb_device *dev, const void *buffer,
86 size_t count, u16 offset, u8 reg_width);
87#endif
61e115a5
MB
88};
89
90
91/* Core-ID values. */
92#define SSB_DEV_CHIPCOMMON 0x800
93#define SSB_DEV_ILINE20 0x801
94#define SSB_DEV_SDRAM 0x803
95#define SSB_DEV_PCI 0x804
96#define SSB_DEV_MIPS 0x805
97#define SSB_DEV_ETHERNET 0x806
98#define SSB_DEV_V90 0x807
99#define SSB_DEV_USB11_HOSTDEV 0x808
100#define SSB_DEV_ADSL 0x809
101#define SSB_DEV_ILINE100 0x80A
102#define SSB_DEV_IPSEC 0x80B
103#define SSB_DEV_PCMCIA 0x80D
104#define SSB_DEV_INTERNAL_MEM 0x80E
105#define SSB_DEV_MEMC_SDRAM 0x80F
106#define SSB_DEV_EXTIF 0x811
107#define SSB_DEV_80211 0x812
108#define SSB_DEV_MIPS_3302 0x816
109#define SSB_DEV_USB11_HOST 0x817
110#define SSB_DEV_USB11_DEV 0x818
111#define SSB_DEV_USB20_HOST 0x819
112#define SSB_DEV_USB20_DEV 0x81A
113#define SSB_DEV_SDIO_HOST 0x81B
114#define SSB_DEV_ROBOSWITCH 0x81C
115#define SSB_DEV_PARA_ATA 0x81D
116#define SSB_DEV_SATA_XORDMA 0x81E
117#define SSB_DEV_ETHERNET_GBIT 0x81F
118#define SSB_DEV_PCIE 0x820
119#define SSB_DEV_MIMO_PHY 0x821
120#define SSB_DEV_SRAM_CTRLR 0x822
121#define SSB_DEV_MINI_MACPHY 0x823
122#define SSB_DEV_ARM_1176 0x824
123#define SSB_DEV_ARM_7TDMI 0x825
124
125/* Vendor-ID values */
126#define SSB_VENDOR_BROADCOM 0x4243
127
128/* Some kernel subsystems poke with dev->drvdata, so we must use the
129 * following ugly workaround to get from struct device to struct ssb_device */
130struct __ssb_dev_wrapper {
131 struct device dev;
132 struct ssb_device *sdev;
133};
134
135struct ssb_device {
136 /* Having a copy of the ops pointer in each dev struct
137 * is an optimization. */
138 const struct ssb_bus_ops *ops;
139
140 struct device *dev;
4ac58469 141
61e115a5
MB
142 struct ssb_bus *bus;
143 struct ssb_device_id id;
144
145 u8 core_index;
146 unsigned int irq;
147
148 /* Internal-only stuff follows. */
149 void *drvdata; /* Per-device data */
150 void *devtypedata; /* Per-devicetype (eg 802.11) data */
151};
152
153/* Go from struct device to struct ssb_device. */
154static inline
155struct ssb_device * dev_to_ssb_dev(struct device *dev)
156{
157 struct __ssb_dev_wrapper *wrap;
158 wrap = container_of(dev, struct __ssb_dev_wrapper, dev);
159 return wrap->sdev;
160}
161
162/* Device specific user data */
163static inline
164void ssb_set_drvdata(struct ssb_device *dev, void *data)
165{
166 dev->drvdata = data;
167}
168static inline
169void * ssb_get_drvdata(struct ssb_device *dev)
170{
171 return dev->drvdata;
172}
173
174/* Devicetype specific user data. This is per device-type (not per device) */
175void ssb_set_devtypedata(struct ssb_device *dev, void *data);
176static inline
177void * ssb_get_devtypedata(struct ssb_device *dev)
178{
179 return dev->devtypedata;
180}
181
182
183struct ssb_driver {
184 const char *name;
185 const struct ssb_device_id *id_table;
186
187 int (*probe)(struct ssb_device *dev, const struct ssb_device_id *id);
188 void (*remove)(struct ssb_device *dev);
189 int (*suspend)(struct ssb_device *dev, pm_message_t state);
190 int (*resume)(struct ssb_device *dev);
191 void (*shutdown)(struct ssb_device *dev);
192
193 struct device_driver drv;
194};
195#define drv_to_ssb_drv(_drv) container_of(_drv, struct ssb_driver, drv)
196
197extern int __ssb_driver_register(struct ssb_driver *drv, struct module *owner);
198static inline int ssb_driver_register(struct ssb_driver *drv)
199{
200 return __ssb_driver_register(drv, THIS_MODULE);
201}
202extern void ssb_driver_unregister(struct ssb_driver *drv);
203
204
205
206
207enum ssb_bustype {
208 SSB_BUSTYPE_SSB, /* This SSB bus is the system bus */
209 SSB_BUSTYPE_PCI, /* SSB is connected to PCI bus */
210 SSB_BUSTYPE_PCMCIA, /* SSB is connected to PCMCIA bus */
211};
212
213/* board_vendor */
214#define SSB_BOARDVENDOR_BCM 0x14E4 /* Broadcom */
215#define SSB_BOARDVENDOR_DELL 0x1028 /* Dell */
216#define SSB_BOARDVENDOR_HP 0x0E11 /* HP */
217/* board_type */
218#define SSB_BOARD_BCM94306MP 0x0418
219#define SSB_BOARD_BCM4309G 0x0421
220#define SSB_BOARD_BCM4306CB 0x0417
221#define SSB_BOARD_BCM4309MP 0x040C
222#define SSB_BOARD_MP4318 0x044A
223#define SSB_BOARD_BU4306 0x0416
224#define SSB_BOARD_BU4309 0x040A
225/* chip_package */
226#define SSB_CHIPPACK_BCM4712S 1 /* Small 200pin 4712 */
227#define SSB_CHIPPACK_BCM4712M 2 /* Medium 225pin 4712 */
228#define SSB_CHIPPACK_BCM4712L 0 /* Large 340pin 4712 */
229
230#include <linux/ssb/ssb_driver_chipcommon.h>
231#include <linux/ssb/ssb_driver_mips.h>
232#include <linux/ssb/ssb_driver_extif.h>
233#include <linux/ssb/ssb_driver_pci.h>
234
235struct ssb_bus {
236 /* The MMIO area. */
237 void __iomem *mmio;
238
239 const struct ssb_bus_ops *ops;
240
241 /* The core in the basic address register window. (PCI bus only) */
242 struct ssb_device *mapped_device;
243 /* Currently mapped PCMCIA segment. (bustype == SSB_BUSTYPE_PCMCIA only) */
244 u8 mapped_pcmcia_seg;
993e1c78
MB
245 /* Lock for core and segment switching.
246 * On PCMCIA-host busses this is used to protect the whole MMIO access. */
61e115a5
MB
247 spinlock_t bar_lock;
248
249 /* The bus this backplane is running on. */
250 enum ssb_bustype bustype;
251 /* Pointer to the PCI bus (only valid if bustype == SSB_BUSTYPE_PCI). */
252 struct pci_dev *host_pci;
253 /* Pointer to the PCMCIA device (only if bustype == SSB_BUSTYPE_PCMCIA). */
254 struct pcmcia_device *host_pcmcia;
255
e7ec2e32 256#ifdef CONFIG_SSB_SPROM
61e115a5 257 /* Mutex to protect the SPROM writing. */
e7ec2e32 258 struct mutex sprom_mutex;
61e115a5
MB
259#endif
260
261 /* ID information about the Chip. */
262 u16 chip_id;
263 u16 chip_rev;
c272ef44 264 u16 sprom_size; /* number of words in sprom */
61e115a5
MB
265 u8 chip_package;
266
267 /* List of devices (cores) on the backplane. */
268 struct ssb_device devices[SSB_MAX_NR_CORES];
269 u8 nr_devices;
270
61e115a5
MB
271 /* Software ID number for this bus. */
272 unsigned int busnumber;
273
274 /* The ChipCommon device (if available). */
275 struct ssb_chipcommon chipco;
276 /* The PCI-core device (if available). */
277 struct ssb_pcicore pcicore;
278 /* The MIPS-core device (if available). */
279 struct ssb_mipscore mipscore;
280 /* The EXTif-core device (if available). */
281 struct ssb_extif extif;
282
283 /* The following structure elements are not available in early
284 * SSB initialization. Though, they are available for regular
285 * registered drivers at any stage. So be careful when
286 * using them in the ssb core code. */
287
288 /* ID information about the PCB. */
289 struct ssb_boardinfo boardinfo;
290 /* Contents of the SPROM. */
291 struct ssb_sprom sprom;
7cb44615
MB
292 /* If the board has a cardbus slot, this is set to true. */
293 bool has_cardbus_slot;
61e115a5 294
53521d8c
MB
295#ifdef CONFIG_SSB_EMBEDDED
296 /* Lock for GPIO register access. */
297 spinlock_t gpio_lock;
298#endif /* EMBEDDED */
299
61e115a5
MB
300 /* Internal-only stuff follows. Do not touch. */
301 struct list_head list;
302#ifdef CONFIG_SSB_DEBUG
303 /* Is the bus already powered up? */
304 bool powered_up;
305 int power_warn_count;
306#endif /* DEBUG */
307};
308
309/* The initialization-invariants. */
310struct ssb_init_invariants {
7cb44615 311 /* Versioning information about the PCB. */
61e115a5 312 struct ssb_boardinfo boardinfo;
7cb44615
MB
313 /* The SPROM information. That's either stored in an
314 * EEPROM or NVRAM on the board. */
61e115a5 315 struct ssb_sprom sprom;
7cb44615
MB
316 /* If the board has a cardbus slot, this is set to true. */
317 bool has_cardbus_slot;
61e115a5
MB
318};
319/* Type of function to fetch the invariants. */
320typedef int (*ssb_invariants_func_t)(struct ssb_bus *bus,
321 struct ssb_init_invariants *iv);
322
323/* Register a SSB system bus. get_invariants() is called after the
324 * basic system devices are initialized.
325 * The invariants are usually fetched from some NVRAM.
326 * Put the invariants into the struct pointed to by iv. */
327extern int ssb_bus_ssbbus_register(struct ssb_bus *bus,
328 unsigned long baseaddr,
329 ssb_invariants_func_t get_invariants);
330#ifdef CONFIG_SSB_PCIHOST
331extern int ssb_bus_pcibus_register(struct ssb_bus *bus,
332 struct pci_dev *host_pci);
333#endif /* CONFIG_SSB_PCIHOST */
334#ifdef CONFIG_SSB_PCMCIAHOST
335extern int ssb_bus_pcmciabus_register(struct ssb_bus *bus,
336 struct pcmcia_device *pcmcia_dev,
337 unsigned long baseaddr);
338#endif /* CONFIG_SSB_PCMCIAHOST */
339
340extern void ssb_bus_unregister(struct ssb_bus *bus);
341
e79c1ba8
MB
342/* Set a fallback SPROM.
343 * See kdoc at the function definition for complete documentation. */
344extern int ssb_arch_set_fallback_sprom(const struct ssb_sprom *sprom);
345
8fe2b65a
MB
346/* Suspend a SSB bus.
347 * Call this from the parent bus suspend routine. */
348extern int ssb_bus_suspend(struct ssb_bus *bus);
349/* Resume a SSB bus.
350 * Call this from the parent bus resume routine. */
351extern int ssb_bus_resume(struct ssb_bus *bus);
352
61e115a5
MB
353extern u32 ssb_clockspeed(struct ssb_bus *bus);
354
355/* Is the device enabled in hardware? */
356int ssb_device_is_enabled(struct ssb_device *dev);
357/* Enable a device and pass device-specific SSB_TMSLOW flags.
358 * If no device-specific flags are available, use 0. */
359void ssb_device_enable(struct ssb_device *dev, u32 core_specific_flags);
360/* Disable a device in hardware and pass SSB_TMSLOW flags (if any). */
361void ssb_device_disable(struct ssb_device *dev, u32 core_specific_flags);
362
363
364/* Device MMIO register read/write functions. */
ffc7689d
MB
365static inline u8 ssb_read8(struct ssb_device *dev, u16 offset)
366{
367 return dev->ops->read8(dev, offset);
368}
61e115a5
MB
369static inline u16 ssb_read16(struct ssb_device *dev, u16 offset)
370{
371 return dev->ops->read16(dev, offset);
372}
373static inline u32 ssb_read32(struct ssb_device *dev, u16 offset)
374{
375 return dev->ops->read32(dev, offset);
376}
ffc7689d
MB
377static inline void ssb_write8(struct ssb_device *dev, u16 offset, u8 value)
378{
379 dev->ops->write8(dev, offset, value);
380}
61e115a5
MB
381static inline void ssb_write16(struct ssb_device *dev, u16 offset, u16 value)
382{
383 dev->ops->write16(dev, offset, value);
384}
385static inline void ssb_write32(struct ssb_device *dev, u16 offset, u32 value)
386{
387 dev->ops->write32(dev, offset, value);
388}
d625a29b
MB
389#ifdef CONFIG_SSB_BLOCKIO
390static inline void ssb_block_read(struct ssb_device *dev, void *buffer,
391 size_t count, u16 offset, u8 reg_width)
392{
393 dev->ops->block_read(dev, buffer, count, offset, reg_width);
394}
395
396static inline void ssb_block_write(struct ssb_device *dev, const void *buffer,
397 size_t count, u16 offset, u8 reg_width)
398{
399 dev->ops->block_write(dev, buffer, count, offset, reg_width);
400}
401#endif /* CONFIG_SSB_BLOCKIO */
61e115a5
MB
402
403
f225763a
MB
404/* The SSB DMA API. Use this API for any DMA operation on the device.
405 * This API basically is a wrapper that calls the correct DMA API for
406 * the host device type the SSB device is attached to. */
407
61e115a5
MB
408/* Translation (routing) bits that need to be ORed to DMA
409 * addresses before they are given to a device. */
410extern u32 ssb_dma_translation(struct ssb_device *dev);
411#define SSB_DMA_TRANSLATION_MASK 0xC0000000
412#define SSB_DMA_TRANSLATION_SHIFT 30
413
f225763a
MB
414extern int ssb_dma_set_mask(struct ssb_device *dev, u64 mask);
415
416extern void * ssb_dma_alloc_consistent(struct ssb_device *dev, size_t size,
417 dma_addr_t *dma_handle, gfp_t gfp_flags);
418extern void ssb_dma_free_consistent(struct ssb_device *dev, size_t size,
419 void *vaddr, dma_addr_t dma_handle,
420 gfp_t gfp_flags);
421
422static inline void __cold __ssb_dma_not_implemented(struct ssb_device *dev)
423{
424#ifdef CONFIG_SSB_DEBUG
425 printk(KERN_ERR "SSB: BUG! Calling DMA API for "
426 "unsupported bustype %d\n", dev->bus->bustype);
427#endif /* DEBUG */
428}
429
430static inline int ssb_dma_mapping_error(struct ssb_device *dev, dma_addr_t addr)
431{
432 switch (dev->bus->bustype) {
433 case SSB_BUSTYPE_PCI:
fd0fcf5c 434#ifdef CONFIG_SSB_PCIHOST
8d8bb39b 435 return pci_dma_mapping_error(dev->bus->host_pci, addr);
fd0fcf5c
MB
436#endif
437 break;
f225763a 438 case SSB_BUSTYPE_SSB:
8d8bb39b 439 return dma_mapping_error(dev->dev, addr);
f225763a 440 default:
fd0fcf5c 441 break;
f225763a 442 }
fd0fcf5c 443 __ssb_dma_not_implemented(dev);
f225763a
MB
444 return -ENOSYS;
445}
446
447static inline dma_addr_t ssb_dma_map_single(struct ssb_device *dev, void *p,
448 size_t size, enum dma_data_direction dir)
449{
450 switch (dev->bus->bustype) {
451 case SSB_BUSTYPE_PCI:
fd0fcf5c 452#ifdef CONFIG_SSB_PCIHOST
f225763a 453 return pci_map_single(dev->bus->host_pci, p, size, dir);
fd0fcf5c
MB
454#endif
455 break;
f225763a
MB
456 case SSB_BUSTYPE_SSB:
457 return dma_map_single(dev->dev, p, size, dir);
458 default:
fd0fcf5c 459 break;
f225763a 460 }
fd0fcf5c 461 __ssb_dma_not_implemented(dev);
f225763a
MB
462 return 0;
463}
464
465static inline void ssb_dma_unmap_single(struct ssb_device *dev, dma_addr_t dma_addr,
466 size_t size, enum dma_data_direction dir)
467{
468 switch (dev->bus->bustype) {
469 case SSB_BUSTYPE_PCI:
fd0fcf5c 470#ifdef CONFIG_SSB_PCIHOST
f225763a
MB
471 pci_unmap_single(dev->bus->host_pci, dma_addr, size, dir);
472 return;
fd0fcf5c
MB
473#endif
474 break;
f225763a
MB
475 case SSB_BUSTYPE_SSB:
476 dma_unmap_single(dev->dev, dma_addr, size, dir);
477 return;
478 default:
fd0fcf5c 479 break;
f225763a 480 }
fd0fcf5c 481 __ssb_dma_not_implemented(dev);
f225763a
MB
482}
483
484static inline void ssb_dma_sync_single_for_cpu(struct ssb_device *dev,
485 dma_addr_t dma_addr,
486 size_t size,
487 enum dma_data_direction dir)
488{
489 switch (dev->bus->bustype) {
490 case SSB_BUSTYPE_PCI:
fd0fcf5c 491#ifdef CONFIG_SSB_PCIHOST
f225763a
MB
492 pci_dma_sync_single_for_cpu(dev->bus->host_pci, dma_addr,
493 size, dir);
494 return;
fd0fcf5c
MB
495#endif
496 break;
f225763a
MB
497 case SSB_BUSTYPE_SSB:
498 dma_sync_single_for_cpu(dev->dev, dma_addr, size, dir);
499 return;
500 default:
fd0fcf5c 501 break;
f225763a 502 }
fd0fcf5c 503 __ssb_dma_not_implemented(dev);
f225763a
MB
504}
505
506static inline void ssb_dma_sync_single_for_device(struct ssb_device *dev,
507 dma_addr_t dma_addr,
508 size_t size,
509 enum dma_data_direction dir)
510{
511 switch (dev->bus->bustype) {
512 case SSB_BUSTYPE_PCI:
fd0fcf5c 513#ifdef CONFIG_SSB_PCIHOST
f225763a
MB
514 pci_dma_sync_single_for_device(dev->bus->host_pci, dma_addr,
515 size, dir);
516 return;
fd0fcf5c
MB
517#endif
518 break;
f225763a
MB
519 case SSB_BUSTYPE_SSB:
520 dma_sync_single_for_device(dev->dev, dma_addr, size, dir);
521 return;
522 default:
fd0fcf5c 523 break;
f225763a 524 }
fd0fcf5c 525 __ssb_dma_not_implemented(dev);
f225763a
MB
526}
527
528static inline void ssb_dma_sync_single_range_for_cpu(struct ssb_device *dev,
529 dma_addr_t dma_addr,
530 unsigned long offset,
531 size_t size,
532 enum dma_data_direction dir)
533{
534 switch (dev->bus->bustype) {
535 case SSB_BUSTYPE_PCI:
fd0fcf5c 536#ifdef CONFIG_SSB_PCIHOST
f225763a
MB
537 /* Just sync everything. That's all the PCI API can do. */
538 pci_dma_sync_single_for_cpu(dev->bus->host_pci, dma_addr,
539 offset + size, dir);
540 return;
fd0fcf5c
MB
541#endif
542 break;
f225763a
MB
543 case SSB_BUSTYPE_SSB:
544 dma_sync_single_range_for_cpu(dev->dev, dma_addr, offset,
545 size, dir);
546 return;
547 default:
fd0fcf5c 548 break;
f225763a 549 }
fd0fcf5c 550 __ssb_dma_not_implemented(dev);
f225763a
MB
551}
552
553static inline void ssb_dma_sync_single_range_for_device(struct ssb_device *dev,
554 dma_addr_t dma_addr,
555 unsigned long offset,
556 size_t size,
557 enum dma_data_direction dir)
558{
559 switch (dev->bus->bustype) {
560 case SSB_BUSTYPE_PCI:
fd0fcf5c 561#ifdef CONFIG_SSB_PCIHOST
f225763a
MB
562 /* Just sync everything. That's all the PCI API can do. */
563 pci_dma_sync_single_for_device(dev->bus->host_pci, dma_addr,
564 offset + size, dir);
565 return;
fd0fcf5c
MB
566#endif
567 break;
f225763a
MB
568 case SSB_BUSTYPE_SSB:
569 dma_sync_single_range_for_device(dev->dev, dma_addr, offset,
570 size, dir);
571 return;
572 default:
fd0fcf5c 573 break;
f225763a 574 }
fd0fcf5c 575 __ssb_dma_not_implemented(dev);
f225763a 576}
61e115a5
MB
577
578
579#ifdef CONFIG_SSB_PCIHOST
580/* PCI-host wrapper driver */
581extern int ssb_pcihost_register(struct pci_driver *driver);
582static inline void ssb_pcihost_unregister(struct pci_driver *driver)
583{
584 pci_unregister_driver(driver);
585}
961d57c8
MB
586
587static inline
588void ssb_pcihost_set_power_state(struct ssb_device *sdev, pci_power_t state)
589{
590 if (sdev->bus->bustype == SSB_BUSTYPE_PCI)
591 pci_set_power_state(sdev->bus->host_pci, state);
592}
532031d7
AM
593#else
594static inline void ssb_pcihost_unregister(struct pci_driver *driver)
595{
596}
597
598static inline
599void ssb_pcihost_set_power_state(struct ssb_device *sdev, pci_power_t state)
600{
601}
61e115a5
MB
602#endif /* CONFIG_SSB_PCIHOST */
603
604
605/* If a driver is shutdown or suspended, call this to signal
606 * that the bus may be completely powered down. SSB will decide,
607 * if it's really time to power down the bus, based on if there
608 * are other devices that want to run. */
609extern int ssb_bus_may_powerdown(struct ssb_bus *bus);
610/* Before initializing and enabling a device, call this to power-up the bus.
611 * If you want to allow use of dynamic-power-control, pass the flag.
612 * Otherwise static always-on powercontrol will be used. */
613extern int ssb_bus_powerup(struct ssb_bus *bus, bool dynamic_pctl);
614
615
616/* Various helper functions */
617extern u32 ssb_admatch_base(u32 adm);
618extern u32 ssb_admatch_size(u32 adm);
619
aab547ce
MB
620/* PCI device mapping and fixup routines.
621 * Called from the architecture pcibios init code.
622 * These are only available on SSB_EMBEDDED configurations. */
623#ifdef CONFIG_SSB_EMBEDDED
624int ssb_pcibios_plat_dev_init(struct pci_dev *dev);
625int ssb_pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin);
626#endif /* CONFIG_SSB_EMBEDDED */
61e115a5
MB
627
628#endif /* LINUX_SSB_H_ */