]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - include/sound/soc.h
Merge branch 'for-3.0' into for-3.1
[mirror_ubuntu-artful-kernel.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
808db4a4
RP
22#include <sound/core.h>
23#include <sound/pcm.h>
24#include <sound/control.h>
25#include <sound/ac97_codec.h>
26
808db4a4
RP
27/*
28 * Convenience kcontrol builders
29 */
4eaa9819
JS
30#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
31 ((unsigned long)&(struct soc_mixer_control) \
762b8df7 32 {.reg = xreg, .shift = xshift, .rshift = xshift, .max = xmax, \
d11bb4a9 33 .platform_max = xmax, .invert = xinvert})
4eaa9819
JS
34#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
35 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 36 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 37#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
38{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
39 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
40 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
41 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
42#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
43{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
44 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
45 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
46 .tlv.p = (tlv_array), \
47 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
48 .put = snd_soc_put_volsw, \
49 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
4eaa9819 50#define SOC_DOUBLE(xname, xreg, shift_left, shift_right, xmax, xinvert) \
808db4a4
RP
51{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
52 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
53 .put = snd_soc_put_volsw, \
4eaa9819
JS
54 .private_value = (unsigned long)&(struct soc_mixer_control) \
55 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 56 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 57#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4
RP
58{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
59 .info = snd_soc_info_volsw_2r, \
60 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
61 .private_value = (unsigned long)&(struct soc_mixer_control) \
62 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 63 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 64#define SOC_DOUBLE_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
65{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
66 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
67 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
68 .tlv.p = (tlv_array), \
69 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
70 .put = snd_soc_put_volsw, \
4eaa9819
JS
71 .private_value = (unsigned long)&(struct soc_mixer_control) \
72 {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
d11bb4a9 73 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 74#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
75{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
76 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
77 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
78 .tlv.p = (tlv_array), \
79 .info = snd_soc_info_volsw_2r, \
80 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
81 .private_value = (unsigned long)&(struct soc_mixer_control) \
82 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 83 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 84#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
85{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
86 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
87 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
88 .tlv.p = (tlv_array), \
89 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
90 .put = snd_soc_put_volsw_s8, \
4eaa9819 91 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
92 {.reg = xreg, .min = xmin, .max = xmax, \
93 .platform_max = xmax} }
f8ba0b7b 94#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 95{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
96 .max = xmax, .texts = xtexts }
97#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
98 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
99#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
100{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
101#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
102{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
103 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
104#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
105 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
106#define SOC_ENUM(xname, xenum) \
107{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
108 .info = snd_soc_info_enum_double, \
109 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
110 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
111#define SOC_VALUE_ENUM(xname, xenum) \
112{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 113 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
114 .get = snd_soc_get_value_enum_double, \
115 .put = snd_soc_put_value_enum_double, \
116 .private_value = (unsigned long)&xenum }
f8ba0b7b 117#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
118 xhandler_get, xhandler_put) \
119{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 120 .info = snd_soc_info_volsw, \
808db4a4 121 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 122 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
7629ad24
DM
123#define SOC_DOUBLE_EXT(xname, xreg, shift_left, shift_right, xmax, xinvert,\
124 xhandler_get, xhandler_put) \
125{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
126 .info = snd_soc_info_volsw, \
127 .get = xhandler_get, .put = xhandler_put, \
128 .private_value = (unsigned long)&(struct soc_mixer_control) \
129 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 130 .max = xmax, .platform_max = xmax, .invert = xinvert} }
f8ba0b7b 131#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
132 xhandler_get, xhandler_put, tlv_array) \
133{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
134 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
135 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
136 .tlv.p = (tlv_array), \
137 .info = snd_soc_info_volsw, \
138 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 139 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
140#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
141 xhandler_get, xhandler_put, tlv_array) \
142{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
143 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
144 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
145 .tlv.p = (tlv_array), \
146 .info = snd_soc_info_volsw, \
147 .get = xhandler_get, .put = xhandler_put, \
148 .private_value = (unsigned long)&(struct soc_mixer_control) \
149 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 150 .max = xmax, .platform_max = xmax, .invert = xinvert} }
3ce91d5a
JS
151#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
152 xhandler_get, xhandler_put, tlv_array) \
153{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
154 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
155 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
156 .tlv.p = (tlv_array), \
157 .info = snd_soc_info_volsw_2r, \
158 .get = xhandler_get, .put = xhandler_put, \
159 .private_value = (unsigned long)&(struct soc_mixer_control) \
160 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 161 .max = xmax, .platform_max = xmax, .invert = xinvert} }
808db4a4
RP
162#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
163{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
164 .info = snd_soc_info_bool_ext, \
165 .get = xhandler_get, .put = xhandler_put, \
166 .private_value = xdata }
167#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
168{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
169 .info = snd_soc_info_enum_ext, \
170 .get = xhandler_get, .put = xhandler_put, \
171 .private_value = (unsigned long)&xenum }
172
b6f4bb38 173#define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\
174 xmin, xmax, tlv_array) \
175{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
176 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
177 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
178 .tlv.p = (tlv_array), \
179 .info = snd_soc_info_volsw_2r_sx, \
180 .get = snd_soc_get_volsw_2r_sx, \
181 .put = snd_soc_put_volsw_2r_sx, \
182 .private_value = (unsigned long)&(struct soc_mixer_control) \
183 {.reg = xreg_left, \
184 .rreg = xreg_right, .shift = xshift, \
185 .min = xmin, .max = xmax} }
186
187
6c2fb6a8
GL
188/*
189 * Simplified versions of above macros, declaring a struct and calculating
190 * ARRAY_SIZE internally
191 */
192#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
193 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
194 ARRAY_SIZE(xtexts), xtexts)
195#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
196 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
197#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
198 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
199#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
200 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
201 ARRAY_SIZE(xtexts), xtexts, xvalues)
202#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
203 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
204
0168bf0d
LG
205/*
206 * Component probe and remove ordering levels for components with runtime
207 * dependencies.
208 */
209#define SND_SOC_COMP_ORDER_FIRST -2
210#define SND_SOC_COMP_ORDER_EARLY -1
211#define SND_SOC_COMP_ORDER_NORMAL 0
212#define SND_SOC_COMP_ORDER_LATE 1
213#define SND_SOC_COMP_ORDER_LAST 2
214
0be9898a
MB
215/*
216 * Bias levels
217 *
218 * @ON: Bias is fully on for audio playback and capture operations.
219 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
220 * stream start and stop operations.
221 * @STANDBY: Low power standby state when no playback/capture operations are
222 * in progress. NOTE: The transition time between STANDBY and ON
223 * should be as fast as possible and no longer than 10ms.
224 * @OFF: Power Off. No restrictions on transition times.
225 */
226enum snd_soc_bias_level {
56fba41f
MB
227 SND_SOC_BIAS_OFF = 0,
228 SND_SOC_BIAS_STANDBY = 1,
229 SND_SOC_BIAS_PREPARE = 2,
230 SND_SOC_BIAS_ON = 3,
0be9898a
MB
231};
232
8a2cd618
MB
233struct snd_jack;
234struct snd_soc_card;
808db4a4
RP
235struct snd_soc_pcm_stream;
236struct snd_soc_ops;
808db4a4 237struct snd_soc_pcm_runtime;
3c4b266f 238struct snd_soc_dai;
f0fba2ad 239struct snd_soc_dai_driver;
12a48a8c 240struct snd_soc_platform;
d273ebe7 241struct snd_soc_dai_link;
f0fba2ad 242struct snd_soc_platform_driver;
808db4a4 243struct snd_soc_codec;
f0fba2ad 244struct snd_soc_codec_driver;
808db4a4 245struct soc_enum;
8a2cd618 246struct snd_soc_jack;
fa9879ed 247struct snd_soc_jack_zone;
8a2cd618 248struct snd_soc_jack_pin;
7a30a3db 249struct snd_soc_cache_ops;
ce6120cc 250#include <sound/soc-dapm.h>
f0fba2ad 251
ec67624d
LCM
252#ifdef CONFIG_GPIOLIB
253struct snd_soc_jack_gpio;
254#endif
808db4a4
RP
255
256typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
257
258extern struct snd_ac97_bus_ops soc_ac97_ops;
259
7084a42b 260enum snd_soc_control_type {
67850a89 261 SND_SOC_CUSTOM = 1,
7084a42b
MB
262 SND_SOC_I2C,
263 SND_SOC_SPI,
264};
265
7a30a3db 266enum snd_soc_compress_type {
119bd789 267 SND_SOC_FLAT_COMPRESSION = 1,
a7f387d5
DP
268 SND_SOC_LZO_COMPRESSION,
269 SND_SOC_RBTREE_COMPRESSION
7a30a3db
DP
270};
271
ec4ee52a
MB
272int snd_soc_codec_set_sysclk(struct snd_soc_codec *codec, int clk_id,
273 unsigned int freq, int dir);
274int snd_soc_codec_set_pll(struct snd_soc_codec *codec, int pll_id, int source,
275 unsigned int freq_in, unsigned int freq_out);
276
70a7ca34
VK
277int snd_soc_register_card(struct snd_soc_card *card);
278int snd_soc_unregister_card(struct snd_soc_card *card);
6f8ab4ac
MB
279int snd_soc_suspend(struct device *dev);
280int snd_soc_resume(struct device *dev);
281int snd_soc_poweroff(struct device *dev);
f0fba2ad
LG
282int snd_soc_register_platform(struct device *dev,
283 struct snd_soc_platform_driver *platform_drv);
284void snd_soc_unregister_platform(struct device *dev);
285int snd_soc_register_codec(struct device *dev,
001ae4c0 286 const struct snd_soc_codec_driver *codec_drv,
f0fba2ad
LG
287 struct snd_soc_dai_driver *dai_drv, int num_dai);
288void snd_soc_unregister_codec(struct device *dev);
181e055e
MB
289int snd_soc_codec_volatile_register(struct snd_soc_codec *codec,
290 unsigned int reg);
239c9706
DP
291int snd_soc_codec_readable_register(struct snd_soc_codec *codec,
292 unsigned int reg);
293int snd_soc_codec_writable_register(struct snd_soc_codec *codec,
294 unsigned int reg);
17a52fd6 295int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
296 int addr_bits, int data_bits,
297 enum snd_soc_control_type control);
7a30a3db
DP
298int snd_soc_cache_sync(struct snd_soc_codec *codec);
299int snd_soc_cache_init(struct snd_soc_codec *codec);
300int snd_soc_cache_exit(struct snd_soc_codec *codec);
301int snd_soc_cache_write(struct snd_soc_codec *codec,
302 unsigned int reg, unsigned int value);
303int snd_soc_cache_read(struct snd_soc_codec *codec,
304 unsigned int reg, unsigned int *value);
066d16c3
DP
305int snd_soc_default_volatile_register(struct snd_soc_codec *codec,
306 unsigned int reg);
307int snd_soc_default_readable_register(struct snd_soc_codec *codec,
308 unsigned int reg);
8020454c
DP
309int snd_soc_default_writable_register(struct snd_soc_codec *codec,
310 unsigned int reg);
12a48a8c 311
7aae816d
MB
312/* Utility functions to get clock rates from various things */
313int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
314int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 315int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
316int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
317
808db4a4
RP
318/* set runtime hw params */
319int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
320 const struct snd_pcm_hardware *hw);
808db4a4 321
8a2cd618 322/* Jack reporting */
f0fba2ad 323int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
324 struct snd_soc_jack *jack);
325void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
326int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
327 struct snd_soc_jack_pin *pins);
d5021ec9
MB
328void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
329 struct notifier_block *nb);
330void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
331 struct notifier_block *nb);
fa9879ed
VK
332int snd_soc_jack_add_zones(struct snd_soc_jack *jack, int count,
333 struct snd_soc_jack_zone *zones);
334int snd_soc_jack_get_type(struct snd_soc_jack *jack, int micbias_voltage);
ec67624d
LCM
335#ifdef CONFIG_GPIOLIB
336int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
337 struct snd_soc_jack_gpio *gpios);
338void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
339 struct snd_soc_jack_gpio *gpios);
340#endif
8a2cd618 341
808db4a4
RP
342/* codec register bit access */
343int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 344 unsigned int mask, unsigned int value);
dd1b3d53
MB
345int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
346 unsigned short reg, unsigned int mask,
347 unsigned int value);
808db4a4 348int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 349 unsigned int mask, unsigned int value);
808db4a4
RP
350
351int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
352 struct snd_ac97_bus_ops *ops, int num);
353void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
354
355/*
356 *Controls
357 */
358struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
efb7ac3f
MB
359 void *data, char *long_name,
360 const char *prefix);
3e8e1952
IM
361int snd_soc_add_controls(struct snd_soc_codec *codec,
362 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
363int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
364 struct snd_ctl_elem_info *uinfo);
365int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
366 struct snd_ctl_elem_info *uinfo);
367int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
368 struct snd_ctl_elem_value *ucontrol);
369int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
370 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
371int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
372 struct snd_ctl_elem_value *ucontrol);
373int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
374 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
375int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
376 struct snd_ctl_elem_info *uinfo);
377int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
378 struct snd_ctl_elem_info *uinfo);
392abe9c 379#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
380int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
381 struct snd_ctl_elem_value *ucontrol);
382int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
383 struct snd_ctl_elem_value *ucontrol);
384int snd_soc_info_volsw_2r(struct snd_kcontrol *kcontrol,
385 struct snd_ctl_elem_info *uinfo);
386int snd_soc_get_volsw_2r(struct snd_kcontrol *kcontrol,
387 struct snd_ctl_elem_value *ucontrol);
388int snd_soc_put_volsw_2r(struct snd_kcontrol *kcontrol,
389 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
390int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
391 struct snd_ctl_elem_info *uinfo);
392int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
393 struct snd_ctl_elem_value *ucontrol);
394int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
395 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
396int snd_soc_limit_volume(struct snd_soc_codec *codec,
397 const char *name, int max);
b6f4bb38 398int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol,
399 struct snd_ctl_elem_info *uinfo);
400int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol,
401 struct snd_ctl_elem_value *ucontrol);
402int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol,
403 struct snd_ctl_elem_value *ucontrol);
808db4a4 404
066d16c3
DP
405/**
406 * struct snd_soc_reg_access - Describes whether a given register is
407 * readable, writable or volatile.
408 *
409 * @reg: the register number
410 * @read: whether this register is readable
411 * @write: whether this register is writable
412 * @vol: whether this register is volatile
413 */
414struct snd_soc_reg_access {
415 u16 reg;
416 u16 read;
417 u16 write;
418 u16 vol;
419};
420
8a2cd618
MB
421/**
422 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
423 *
424 * @pin: name of the pin to update
425 * @mask: bits to check for in reported jack status
426 * @invert: if non-zero then pin is enabled when status is not reported
427 */
428struct snd_soc_jack_pin {
429 struct list_head list;
430 const char *pin;
431 int mask;
432 bool invert;
433};
434
fa9879ed
VK
435/**
436 * struct snd_soc_jack_zone - Describes voltage zones of jack detection
437 *
438 * @min_mv: start voltage in mv
439 * @max_mv: end voltage in mv
440 * @jack_type: type of jack that is expected for this voltage
441 * @debounce_time: debounce_time for jack, codec driver should wait for this
442 * duration before reading the adc for voltages
443 * @:list: list container
444 */
445struct snd_soc_jack_zone {
446 unsigned int min_mv;
447 unsigned int max_mv;
448 unsigned int jack_type;
449 unsigned int debounce_time;
450 struct list_head list;
451};
452
ec67624d
LCM
453/**
454 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
455 *
456 * @gpio: gpio number
457 * @name: gpio name
458 * @report: value to report when jack detected
459 * @invert: report presence in low state
460 * @debouce_time: debouce time in ms
7887ab3a 461 * @wake: enable as wake source
fadddc87
MB
462 * @jack_status_check: callback function which overrides the detection
463 * to provide more complex checks (eg, reading an
464 * ADC).
ec67624d
LCM
465 */
466#ifdef CONFIG_GPIOLIB
467struct snd_soc_jack_gpio {
468 unsigned int gpio;
469 const char *name;
470 int report;
471 int invert;
472 int debounce_time;
7887ab3a
MB
473 bool wake;
474
ec67624d 475 struct snd_soc_jack *jack;
4c14d78e 476 struct delayed_work work;
c871a053
JS
477
478 int (*jack_status_check)(void);
ec67624d
LCM
479};
480#endif
481
8a2cd618
MB
482struct snd_soc_jack {
483 struct snd_jack *jack;
f0fba2ad 484 struct snd_soc_codec *codec;
8a2cd618
MB
485 struct list_head pins;
486 int status;
d5021ec9 487 struct blocking_notifier_head notifier;
fa9879ed 488 struct list_head jack_zones;
8a2cd618
MB
489};
490
808db4a4
RP
491/* SoC PCM stream information */
492struct snd_soc_pcm_stream {
f0fba2ad 493 const char *stream_name;
1c433fbd
GG
494 u64 formats; /* SNDRV_PCM_FMTBIT_* */
495 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
496 unsigned int rate_min; /* min rate */
497 unsigned int rate_max; /* max rate */
498 unsigned int channels_min; /* min channels */
499 unsigned int channels_max; /* max channels */
808db4a4
RP
500};
501
502/* SoC audio ops */
503struct snd_soc_ops {
504 int (*startup)(struct snd_pcm_substream *);
505 void (*shutdown)(struct snd_pcm_substream *);
506 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
507 int (*hw_free)(struct snd_pcm_substream *);
508 int (*prepare)(struct snd_pcm_substream *);
509 int (*trigger)(struct snd_pcm_substream *, int);
510};
511
7a30a3db
DP
512/* SoC cache ops */
513struct snd_soc_cache_ops {
0d735eaa 514 const char *name;
7a30a3db
DP
515 enum snd_soc_compress_type id;
516 int (*init)(struct snd_soc_codec *codec);
517 int (*exit)(struct snd_soc_codec *codec);
518 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
519 unsigned int *value);
520 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
521 unsigned int value);
522 int (*sync)(struct snd_soc_codec *codec);
523};
524
f0fba2ad 525/* SoC Audio Codec device */
808db4a4 526struct snd_soc_codec {
f0fba2ad 527 const char *name;
ead9b919 528 const char *name_prefix;
f0fba2ad 529 int id;
0d0cf00a 530 struct device *dev;
001ae4c0 531 const struct snd_soc_codec_driver *driver;
0d0cf00a 532
f0fba2ad
LG
533 struct mutex mutex;
534 struct snd_soc_card *card;
0d0cf00a 535 struct list_head list;
f0fba2ad
LG
536 struct list_head card_list;
537 int num_dai;
23bbce34 538 enum snd_soc_compress_type compress_type;
aea170a0 539 size_t reg_size; /* reg_cache_size * reg_word_size */
1500b7b5
DP
540 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
541 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 542 int (*writable_register)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
543
544 /* runtime */
808db4a4
RP
545 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
546 unsigned int active;
dad8e7ae 547 unsigned int cache_bypass:1; /* Suppress access to the cache */
f0fba2ad
LG
548 unsigned int suspended:1; /* Codec is in suspend PM state */
549 unsigned int probed:1; /* Codec has been probed */
550 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 551 unsigned int ac97_created:1; /* Codec has been created by SoC */
f0fba2ad 552 unsigned int sysfs_registered:1; /* codec has been sysfs registered */
fdf0f54d 553 unsigned int cache_init:1; /* codec cache has been initialized */
aaee8ef1
MB
554 u32 cache_only; /* Suppress writes to hardware */
555 u32 cache_sync; /* Cache needs to be synced to hardware */
808db4a4
RP
556
557 /* codec IO */
558 void *control_data; /* codec control (i2c/3wire) data */
67850a89 559 enum snd_soc_control_type control_type;
808db4a4 560 hw_write_t hw_write;
afa2f106 561 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
562 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
563 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
5fb609d4 564 int (*bulk_write_raw)(struct snd_soc_codec *, unsigned int, const void *, size_t);
808db4a4 565 void *reg_cache;
3335ddca 566 const void *reg_def_copy;
7a30a3db
DP
567 const struct snd_soc_cache_ops *cache_ops;
568 struct mutex cache_rw_mutex;
a96ca338 569
808db4a4 570 /* dapm */
ce6120cc 571 struct snd_soc_dapm_context dapm;
808db4a4 572
384c89e2 573#ifdef CONFIG_DEBUG_FS
88439ac7 574 struct dentry *debugfs_codec_root;
384c89e2 575 struct dentry *debugfs_reg;
79fb9387 576 struct dentry *debugfs_dapm;
384c89e2 577#endif
808db4a4
RP
578};
579
f0fba2ad
LG
580/* codec driver */
581struct snd_soc_codec_driver {
582
583 /* driver ops */
584 int (*probe)(struct snd_soc_codec *);
585 int (*remove)(struct snd_soc_codec *);
586 int (*suspend)(struct snd_soc_codec *,
587 pm_message_t state);
588 int (*resume)(struct snd_soc_codec *);
589
b7af1daf
MB
590 /* Default control and setup, added after probe() is run */
591 const struct snd_kcontrol_new *controls;
592 int num_controls;
89b95ac0
MB
593 const struct snd_soc_dapm_widget *dapm_widgets;
594 int num_dapm_widgets;
595 const struct snd_soc_dapm_route *dapm_routes;
596 int num_dapm_routes;
597
ec4ee52a
MB
598 /* codec wide operations */
599 int (*set_sysclk)(struct snd_soc_codec *codec,
600 int clk_id, unsigned int freq, int dir);
601 int (*set_pll)(struct snd_soc_codec *codec, int pll_id, int source,
602 unsigned int freq_in, unsigned int freq_out);
603
f0fba2ad
LG
604 /* codec IO */
605 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
606 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
607 int (*display_register)(struct snd_soc_codec *, char *,
608 size_t, unsigned int);
d4754ec9
DP
609 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
610 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 611 int (*writable_register)(struct snd_soc_codec *, unsigned int);
f0fba2ad
LG
612 short reg_cache_size;
613 short reg_cache_step;
614 short reg_word_size;
615 const void *reg_cache_default;
066d16c3
DP
616 short reg_access_size;
617 const struct snd_soc_reg_access *reg_access_default;
7a30a3db 618 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
619
620 /* codec bias level */
621 int (*set_bias_level)(struct snd_soc_codec *,
622 enum snd_soc_bias_level level);
474b62d6
MB
623
624 void (*seq_notifier)(struct snd_soc_dapm_context *,
f85a9e0d 625 enum snd_soc_dapm_type, int);
0168bf0d
LG
626
627 /* probe ordering - for components with runtime dependencies */
628 int probe_order;
629 int remove_order;
808db4a4
RP
630};
631
632/* SoC platform interface */
f0fba2ad 633struct snd_soc_platform_driver {
808db4a4 634
f0fba2ad
LG
635 int (*probe)(struct snd_soc_platform *);
636 int (*remove)(struct snd_soc_platform *);
637 int (*suspend)(struct snd_soc_dai *dai);
638 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
639
640 /* pcm creation and destruction */
552d1ef6 641 int (*pcm_new)(struct snd_soc_pcm_runtime *);
808db4a4
RP
642 void (*pcm_free)(struct snd_pcm *);
643
258020d0
PU
644 /*
645 * For platform caused delay reporting.
646 * Optional.
647 */
648 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
649 struct snd_soc_dai *);
650
808db4a4 651 /* platform stream ops */
f0fba2ad 652 struct snd_pcm_ops *ops;
0168bf0d
LG
653
654 /* probe ordering - for components with runtime dependencies */
655 int probe_order;
656 int remove_order;
808db4a4
RP
657};
658
f0fba2ad
LG
659struct snd_soc_platform {
660 const char *name;
661 int id;
662 struct device *dev;
663 struct snd_soc_platform_driver *driver;
808db4a4 664
f0fba2ad
LG
665 unsigned int suspended:1; /* platform is suspended */
666 unsigned int probed:1;
1c433fbd 667
f0fba2ad
LG
668 struct snd_soc_card *card;
669 struct list_head list;
670 struct list_head card_list;
671};
808db4a4 672
f0fba2ad
LG
673struct snd_soc_dai_link {
674 /* config - must be set by machine driver */
675 const char *name; /* Codec name */
676 const char *stream_name; /* Stream name */
677 const char *codec_name; /* for multi-codec */
678 const char *platform_name; /* for multi-platform */
679 const char *cpu_dai_name;
680 const char *codec_dai_name;
4ccab3e7 681
3efab7dc
MB
682 /* Keep DAI active over suspend */
683 unsigned int ignore_suspend:1;
684
06f409d7
MB
685 /* Symmetry requirements */
686 unsigned int symmetric_rates:1;
687
f0fba2ad
LG
688 /* codec/machine specific init - e.g. add machine controls */
689 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 690
f0fba2ad
LG
691 /* machine stream operations */
692 struct snd_soc_ops *ops;
808db4a4
RP
693};
694
ff819b83 695struct snd_soc_codec_conf {
ead9b919 696 const char *dev_name;
ff819b83
DP
697
698 /*
699 * optional map of kcontrol, widget and path name prefixes that are
700 * associated per device
701 */
ead9b919 702 const char *name_prefix;
ff819b83
DP
703
704 /*
705 * set this to the desired compression type if you want to
706 * override the one supplied in codec->driver->compress_type
707 */
708 enum snd_soc_compress_type compress_type;
ead9b919
JN
709};
710
2eea392d
JN
711struct snd_soc_aux_dev {
712 const char *name; /* Codec name */
713 const char *codec_name; /* for multi-codec */
714
715 /* codec/machine specific init - e.g. add machine controls */
716 int (*init)(struct snd_soc_dapm_context *dapm);
717};
718
87506549
MB
719/* SoC card */
720struct snd_soc_card {
f0fba2ad 721 const char *name;
22de71ba
LG
722 const char *long_name;
723 const char *driver_name;
c5af3a2e 724 struct device *dev;
f0fba2ad
LG
725 struct snd_card *snd_card;
726 struct module *owner;
c5af3a2e
MB
727
728 struct list_head list;
f0fba2ad 729 struct mutex mutex;
c5af3a2e 730
f0fba2ad 731 bool instantiated;
808db4a4 732
e7361ec4 733 int (*probe)(struct snd_soc_card *card);
28e9ad92 734 int (*late_probe)(struct snd_soc_card *card);
e7361ec4 735 int (*remove)(struct snd_soc_card *card);
808db4a4
RP
736
737 /* the pre and post PM functions are used to do any PM work before and
738 * after the codec and DAI's do any PM work. */
70b2ac12
MB
739 int (*suspend_pre)(struct snd_soc_card *card);
740 int (*suspend_post)(struct snd_soc_card *card);
741 int (*resume_pre)(struct snd_soc_card *card);
742 int (*resume_post)(struct snd_soc_card *card);
808db4a4 743
0b4d221b 744 /* callbacks */
87506549 745 int (*set_bias_level)(struct snd_soc_card *,
d4c6005f 746 struct snd_soc_dapm_context *dapm,
0be9898a 747 enum snd_soc_bias_level level);
1badabd9 748 int (*set_bias_level_post)(struct snd_soc_card *,
d4c6005f 749 struct snd_soc_dapm_context *dapm,
1badabd9 750 enum snd_soc_bias_level level);
0b4d221b 751
6c5f1fed 752 long pmdown_time;
96dd3622 753
808db4a4
RP
754 /* CPU <--> Codec DAI links */
755 struct snd_soc_dai_link *dai_link;
756 int num_links;
f0fba2ad
LG
757 struct snd_soc_pcm_runtime *rtd;
758 int num_rtd;
6308419a 759
ff819b83
DP
760 /* optional codec specific configuration */
761 struct snd_soc_codec_conf *codec_conf;
762 int num_configs;
ead9b919 763
2eea392d
JN
764 /*
765 * optional auxiliary devices such as amplifiers or codecs with DAI
766 * link unused
767 */
768 struct snd_soc_aux_dev *aux_dev;
769 int num_aux_devs;
770 struct snd_soc_pcm_runtime *rtd_aux;
771 int num_aux_rtd;
772
b7af1daf
MB
773 const struct snd_kcontrol_new *controls;
774 int num_controls;
775
b8ad29de
MB
776 /*
777 * Card-specific routes and widgets.
778 */
d06e48db 779 const struct snd_soc_dapm_widget *dapm_widgets;
b8ad29de 780 int num_dapm_widgets;
d06e48db 781 const struct snd_soc_dapm_route *dapm_routes;
b8ad29de
MB
782 int num_dapm_routes;
783
6308419a 784 struct work_struct deferred_resume_work;
f0fba2ad
LG
785
786 /* lists of probed devices belonging to this card */
787 struct list_head codec_dev_list;
788 struct list_head platform_dev_list;
789 struct list_head dai_dev_list;
a6052154 790
97c866de 791 struct list_head widgets;
8ddab3f5 792 struct list_head paths;
7be31be8 793 struct list_head dapm_list;
8ddab3f5 794
e37a4970
MB
795 /* Generic DAPM context for the card */
796 struct snd_soc_dapm_context dapm;
797
a6052154
JN
798#ifdef CONFIG_DEBUG_FS
799 struct dentry *debugfs_card_root;
3a45b867 800 struct dentry *debugfs_pop_time;
a6052154 801#endif
3a45b867 802 u32 pop_time;
dddf3e4c
MB
803
804 void *drvdata;
808db4a4
RP
805};
806
f0fba2ad
LG
807/* SoC machine DAI configuration, glues a codec and cpu DAI together */
808struct snd_soc_pcm_runtime {
809 struct device dev;
87506549 810 struct snd_soc_card *card;
f0fba2ad
LG
811 struct snd_soc_dai_link *dai_link;
812
813 unsigned int complete:1;
814 unsigned int dev_registered:1;
808db4a4 815
f0fba2ad
LG
816 /* Symmetry data - only valid if symmetry is being enforced */
817 unsigned int rate;
818 long pmdown_time;
819
820 /* runtime devices */
821 struct snd_pcm *pcm;
822 struct snd_soc_codec *codec;
823 struct snd_soc_platform *platform;
824 struct snd_soc_dai *codec_dai;
825 struct snd_soc_dai *cpu_dai;
826
827 struct delayed_work delayed_work;
808db4a4
RP
828};
829
4eaa9819
JS
830/* mixer control */
831struct soc_mixer_control {
d11bb4a9 832 int min, max, platform_max;
815ecf8d 833 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
834};
835
808db4a4
RP
836/* enumerated kcontrol */
837struct soc_enum {
2e72f8e3
PU
838 unsigned short reg;
839 unsigned short reg2;
840 unsigned char shift_l;
841 unsigned char shift_r;
842 unsigned int max;
843 unsigned int mask;
87023ff7 844 const char * const *texts;
2e72f8e3
PU
845 const unsigned int *values;
846 void *dapm;
847};
848
5c82f567 849/* codec IO */
c3753707
MB
850unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
851unsigned int snd_soc_write(struct snd_soc_codec *codec,
852 unsigned int reg, unsigned int val);
5fb609d4
DP
853unsigned int snd_soc_bulk_write_raw(struct snd_soc_codec *codec,
854 unsigned int reg, const void *data, size_t len);
5c82f567 855
f0fba2ad
LG
856/* device driver data */
857
dddf3e4c
MB
858static inline void snd_soc_card_set_drvdata(struct snd_soc_card *card,
859 void *data)
860{
861 card->drvdata = data;
862}
863
864static inline void *snd_soc_card_get_drvdata(struct snd_soc_card *card)
865{
866 return card->drvdata;
867}
868
b2c812e2 869static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 870 void *data)
b2c812e2 871{
f0fba2ad 872 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
873}
874
875static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
876{
f0fba2ad
LG
877 return dev_get_drvdata(codec->dev);
878}
879
880static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
881 void *data)
882{
883 dev_set_drvdata(platform->dev, data);
884}
885
886static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
887{
888 return dev_get_drvdata(platform->dev);
889}
890
891static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
892 void *data)
893{
894 dev_set_drvdata(&rtd->dev, data);
895}
896
897static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
898{
899 return dev_get_drvdata(&rtd->dev);
b2c812e2
MB
900}
901
4e10bda0
VK
902static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card)
903{
904 INIT_LIST_HEAD(&card->dai_dev_list);
905 INIT_LIST_HEAD(&card->codec_dev_list);
906 INIT_LIST_HEAD(&card->platform_dev_list);
907 INIT_LIST_HEAD(&card->widgets);
908 INIT_LIST_HEAD(&card->paths);
909 INIT_LIST_HEAD(&card->dapm_list);
910}
911
fb257897
MB
912int snd_soc_util_init(void);
913void snd_soc_util_exit(void);
914
a47cbe72
MB
915#include <sound/soc-dai.h>
916
faff4bb0 917#ifdef CONFIG_DEBUG_FS
8a9dab1a 918extern struct dentry *snd_soc_debugfs_root;
faff4bb0
SW
919#endif
920
6f8ab4ac
MB
921extern const struct dev_pm_ops snd_soc_pm_ops;
922
808db4a4 923#endif