]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - include/sound/soc.h
ASoC: tlv320dac33: Add support for regulator framework
[mirror_ubuntu-artful-kernel.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
4484bb2e 18#include <linux/workqueue.h>
ec67624d
LCM
19#include <linux/interrupt.h>
20#include <linux/kernel.h>
808db4a4
RP
21#include <sound/core.h>
22#include <sound/pcm.h>
23#include <sound/control.h>
24#include <sound/ac97_codec.h>
25
808db4a4
RP
26/*
27 * Convenience kcontrol builders
28 */
4eaa9819
JS
29#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
30 ((unsigned long)&(struct soc_mixer_control) \
762b8df7
MB
31 {.reg = xreg, .shift = xshift, .rshift = xshift, .max = xmax, \
32 .invert = xinvert})
4eaa9819
JS
33#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
34 ((unsigned long)&(struct soc_mixer_control) \
35 {.reg = xreg, .max = xmax, .invert = xinvert})
a7a4ac86 36#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
37{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
38 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
39 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
40 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
41#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
42{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
43 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
44 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
45 .tlv.p = (tlv_array), \
46 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
47 .put = snd_soc_put_volsw, \
48 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
4eaa9819 49#define SOC_DOUBLE(xname, xreg, shift_left, shift_right, xmax, xinvert) \
808db4a4
RP
50{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
51 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
52 .put = snd_soc_put_volsw, \
4eaa9819
JS
53 .private_value = (unsigned long)&(struct soc_mixer_control) \
54 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
55 .max = xmax, .invert = xinvert} }
56#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4
RP
57{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
58 .info = snd_soc_info_volsw_2r, \
59 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
60 .private_value = (unsigned long)&(struct soc_mixer_control) \
61 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
62 .max = xmax, .invert = xinvert} }
63#define SOC_DOUBLE_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
64{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
65 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
66 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
67 .tlv.p = (tlv_array), \
68 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
69 .put = snd_soc_put_volsw, \
4eaa9819
JS
70 .private_value = (unsigned long)&(struct soc_mixer_control) \
71 {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
72 .max = xmax, .invert = xinvert} }
73#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
74{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
75 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
76 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
77 .tlv.p = (tlv_array), \
78 .info = snd_soc_info_volsw_2r, \
79 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
80 .private_value = (unsigned long)&(struct soc_mixer_control) \
81 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
82 .max = xmax, .invert = xinvert} }
83#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
84{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
85 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
86 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
87 .tlv.p = (tlv_array), \
88 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
89 .put = snd_soc_put_volsw_s8, \
4eaa9819
JS
90 .private_value = (unsigned long)&(struct soc_mixer_control) \
91 {.reg = xreg, .min = xmin, .max = xmax} }
f8ba0b7b 92#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 93{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
94 .max = xmax, .texts = xtexts }
95#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
96 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
97#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
98{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
99#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
100{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
101 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
102#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
103 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
104#define SOC_ENUM(xname, xenum) \
105{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
106 .info = snd_soc_info_enum_double, \
107 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
108 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
109#define SOC_VALUE_ENUM(xname, xenum) \
110{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 111 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
112 .get = snd_soc_get_value_enum_double, \
113 .put = snd_soc_put_value_enum_double, \
114 .private_value = (unsigned long)&xenum }
f8ba0b7b 115#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
116 xhandler_get, xhandler_put) \
117{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 118 .info = snd_soc_info_volsw, \
808db4a4 119 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 120 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
7629ad24
DM
121#define SOC_DOUBLE_EXT(xname, xreg, shift_left, shift_right, xmax, xinvert,\
122 xhandler_get, xhandler_put) \
123{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
124 .info = snd_soc_info_volsw, \
125 .get = xhandler_get, .put = xhandler_put, \
126 .private_value = (unsigned long)&(struct soc_mixer_control) \
127 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
128 .max = xmax, .invert = xinvert} }
f8ba0b7b 129#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
130 xhandler_get, xhandler_put, tlv_array) \
131{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
132 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
133 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
134 .tlv.p = (tlv_array), \
135 .info = snd_soc_info_volsw, \
136 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 137 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
138#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
139 xhandler_get, xhandler_put, tlv_array) \
140{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
141 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
142 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
143 .tlv.p = (tlv_array), \
144 .info = snd_soc_info_volsw, \
145 .get = xhandler_get, .put = xhandler_put, \
146 .private_value = (unsigned long)&(struct soc_mixer_control) \
147 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
148 .max = xmax, .invert = xinvert} }
3ce91d5a
JS
149#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
150 xhandler_get, xhandler_put, tlv_array) \
151{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
152 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
153 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
154 .tlv.p = (tlv_array), \
155 .info = snd_soc_info_volsw_2r, \
156 .get = xhandler_get, .put = xhandler_put, \
157 .private_value = (unsigned long)&(struct soc_mixer_control) \
158 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
159 .max = xmax, .invert = xinvert} }
808db4a4
RP
160#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
161{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
162 .info = snd_soc_info_bool_ext, \
163 .get = xhandler_get, .put = xhandler_put, \
164 .private_value = xdata }
165#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
166{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
167 .info = snd_soc_info_enum_ext, \
168 .get = xhandler_get, .put = xhandler_put, \
169 .private_value = (unsigned long)&xenum }
170
0be9898a
MB
171/*
172 * Bias levels
173 *
174 * @ON: Bias is fully on for audio playback and capture operations.
175 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
176 * stream start and stop operations.
177 * @STANDBY: Low power standby state when no playback/capture operations are
178 * in progress. NOTE: The transition time between STANDBY and ON
179 * should be as fast as possible and no longer than 10ms.
180 * @OFF: Power Off. No restrictions on transition times.
181 */
182enum snd_soc_bias_level {
183 SND_SOC_BIAS_ON,
184 SND_SOC_BIAS_PREPARE,
185 SND_SOC_BIAS_STANDBY,
186 SND_SOC_BIAS_OFF,
187};
188
8a2cd618
MB
189struct snd_jack;
190struct snd_soc_card;
808db4a4
RP
191struct snd_soc_device;
192struct snd_soc_pcm_stream;
193struct snd_soc_ops;
194struct snd_soc_dai_mode;
195struct snd_soc_pcm_runtime;
3c4b266f 196struct snd_soc_dai;
12a48a8c 197struct snd_soc_platform;
808db4a4 198struct snd_soc_codec;
808db4a4
RP
199struct soc_enum;
200struct snd_soc_ac97_ops;
8a2cd618
MB
201struct snd_soc_jack;
202struct snd_soc_jack_pin;
ec67624d
LCM
203#ifdef CONFIG_GPIOLIB
204struct snd_soc_jack_gpio;
205#endif
808db4a4
RP
206
207typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
208
209extern struct snd_ac97_bus_ops soc_ac97_ops;
210
7084a42b
MB
211enum snd_soc_control_type {
212 SND_SOC_CUSTOM,
213 SND_SOC_I2C,
214 SND_SOC_SPI,
215};
216
12a48a8c
MB
217int snd_soc_register_platform(struct snd_soc_platform *platform);
218void snd_soc_unregister_platform(struct snd_soc_platform *platform);
0d0cf00a
MB
219int snd_soc_register_codec(struct snd_soc_codec *codec);
220void snd_soc_unregister_codec(struct snd_soc_codec *codec);
096e49d5 221int snd_soc_codec_volatile_register(struct snd_soc_codec *codec, int reg);
17a52fd6 222int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
223 int addr_bits, int data_bits,
224 enum snd_soc_control_type control);
12a48a8c 225
808db4a4
RP
226/* pcm <-> DAI connect */
227void snd_soc_free_pcms(struct snd_soc_device *socdev);
228int snd_soc_new_pcms(struct snd_soc_device *socdev, int idx, const char *xid);
808db4a4 229
7aae816d
MB
230/* Utility functions to get clock rates from various things */
231int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
232int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 233int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
234int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
235
808db4a4
RP
236/* set runtime hw params */
237int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
238 const struct snd_pcm_hardware *hw);
808db4a4 239
8a2cd618
MB
240/* Jack reporting */
241int snd_soc_jack_new(struct snd_soc_card *card, const char *id, int type,
242 struct snd_soc_jack *jack);
243void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
244int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
245 struct snd_soc_jack_pin *pins);
ec67624d
LCM
246#ifdef CONFIG_GPIOLIB
247int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
248 struct snd_soc_jack_gpio *gpios);
249void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
250 struct snd_soc_jack_gpio *gpios);
251#endif
8a2cd618 252
808db4a4
RP
253/* codec register bit access */
254int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 255 unsigned int mask, unsigned int value);
808db4a4 256int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 257 unsigned int mask, unsigned int value);
808db4a4
RP
258
259int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
260 struct snd_ac97_bus_ops *ops, int num);
261void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
262
263/*
264 *Controls
265 */
266struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
267 void *data, char *long_name);
3e8e1952
IM
268int snd_soc_add_controls(struct snd_soc_codec *codec,
269 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
270int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
271 struct snd_ctl_elem_info *uinfo);
272int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
273 struct snd_ctl_elem_info *uinfo);
274int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
275 struct snd_ctl_elem_value *ucontrol);
276int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
277 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
278int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
279 struct snd_ctl_elem_value *ucontrol);
280int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
281 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
282int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
283 struct snd_ctl_elem_info *uinfo);
284int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
285 struct snd_ctl_elem_info *uinfo);
392abe9c 286#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
287int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
288 struct snd_ctl_elem_value *ucontrol);
289int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
290 struct snd_ctl_elem_value *ucontrol);
291int snd_soc_info_volsw_2r(struct snd_kcontrol *kcontrol,
292 struct snd_ctl_elem_info *uinfo);
293int snd_soc_get_volsw_2r(struct snd_kcontrol *kcontrol,
294 struct snd_ctl_elem_value *ucontrol);
295int snd_soc_put_volsw_2r(struct snd_kcontrol *kcontrol,
296 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
297int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
298 struct snd_ctl_elem_info *uinfo);
299int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
300 struct snd_ctl_elem_value *ucontrol);
301int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
302 struct snd_ctl_elem_value *ucontrol);
808db4a4 303
8a2cd618
MB
304/**
305 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
306 *
307 * @pin: name of the pin to update
308 * @mask: bits to check for in reported jack status
309 * @invert: if non-zero then pin is enabled when status is not reported
310 */
311struct snd_soc_jack_pin {
312 struct list_head list;
313 const char *pin;
314 int mask;
315 bool invert;
316};
317
ec67624d
LCM
318/**
319 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
320 *
321 * @gpio: gpio number
322 * @name: gpio name
323 * @report: value to report when jack detected
324 * @invert: report presence in low state
325 * @debouce_time: debouce time in ms
326 */
327#ifdef CONFIG_GPIOLIB
328struct snd_soc_jack_gpio {
329 unsigned int gpio;
330 const char *name;
331 int report;
332 int invert;
333 int debounce_time;
334 struct snd_soc_jack *jack;
335 struct work_struct work;
c871a053
JS
336
337 int (*jack_status_check)(void);
ec67624d
LCM
338};
339#endif
340
8a2cd618
MB
341struct snd_soc_jack {
342 struct snd_jack *jack;
343 struct snd_soc_card *card;
344 struct list_head pins;
345 int status;
346};
347
808db4a4
RP
348/* SoC PCM stream information */
349struct snd_soc_pcm_stream {
350 char *stream_name;
1c433fbd
GG
351 u64 formats; /* SNDRV_PCM_FMTBIT_* */
352 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
353 unsigned int rate_min; /* min rate */
354 unsigned int rate_max; /* max rate */
355 unsigned int channels_min; /* min channels */
356 unsigned int channels_max; /* max channels */
357 unsigned int active:1; /* stream is in use */
358};
359
360/* SoC audio ops */
361struct snd_soc_ops {
362 int (*startup)(struct snd_pcm_substream *);
363 void (*shutdown)(struct snd_pcm_substream *);
364 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
365 int (*hw_free)(struct snd_pcm_substream *);
366 int (*prepare)(struct snd_pcm_substream *);
367 int (*trigger)(struct snd_pcm_substream *, int);
368};
369
808db4a4
RP
370/* SoC Audio Codec */
371struct snd_soc_codec {
372 char *name;
373 struct module *owner;
374 struct mutex mutex;
0d0cf00a 375 struct device *dev;
452c5eaa 376 struct snd_soc_device *socdev;
0d0cf00a
MB
377
378 struct list_head list;
808db4a4
RP
379
380 /* callbacks */
0be9898a
MB
381 int (*set_bias_level)(struct snd_soc_codec *,
382 enum snd_soc_bias_level level);
808db4a4
RP
383
384 /* runtime */
385 struct snd_card *card;
386 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
387 unsigned int active;
388 unsigned int pcm_devs;
389 void *private_data;
390
391 /* codec IO */
392 void *control_data; /* codec control (i2c/3wire) data */
393 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
394 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
58cd33c0
MB
395 int (*display_register)(struct snd_soc_codec *, char *,
396 size_t, unsigned int);
096e49d5 397 int (*volatile_register)(unsigned int);
77ee09c6 398 int (*readable_register)(unsigned int);
808db4a4 399 hw_write_t hw_write;
afa2f106 400 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
401 void *reg_cache;
402 short reg_cache_size;
403 short reg_cache_step;
404
405 /* dapm */
12ef193d 406 u32 pop_time;
808db4a4
RP
407 struct list_head dapm_widgets;
408 struct list_head dapm_paths;
0be9898a
MB
409 enum snd_soc_bias_level bias_level;
410 enum snd_soc_bias_level suspend_bias_level;
1321b160 411 struct delayed_work delayed_work;
808db4a4
RP
412
413 /* codec DAI's */
3c4b266f 414 struct snd_soc_dai *dai;
808db4a4 415 unsigned int num_dai;
384c89e2
MB
416
417#ifdef CONFIG_DEBUG_FS
88439ac7 418 struct dentry *debugfs_codec_root;
384c89e2
MB
419 struct dentry *debugfs_reg;
420 struct dentry *debugfs_pop_time;
79fb9387 421 struct dentry *debugfs_dapm;
384c89e2 422#endif
808db4a4
RP
423};
424
425/* codec device */
426struct snd_soc_codec_device {
427 int (*probe)(struct platform_device *pdev);
428 int (*remove)(struct platform_device *pdev);
429 int (*suspend)(struct platform_device *pdev, pm_message_t state);
430 int (*resume)(struct platform_device *pdev);
431};
432
433/* SoC platform interface */
434struct snd_soc_platform {
435 char *name;
12a48a8c 436 struct list_head list;
808db4a4
RP
437
438 int (*probe)(struct platform_device *pdev);
439 int (*remove)(struct platform_device *pdev);
07c84d04
MB
440 int (*suspend)(struct snd_soc_dai *dai);
441 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
442
443 /* pcm creation and destruction */
3c4b266f 444 int (*pcm_new)(struct snd_card *, struct snd_soc_dai *,
808db4a4
RP
445 struct snd_pcm *);
446 void (*pcm_free)(struct snd_pcm *);
447
448 /* platform stream ops */
449 struct snd_pcm_ops *pcm_ops;
450};
451
452/* SoC machine DAI configuration, glues a codec and cpu DAI together */
453struct snd_soc_dai_link {
454 char *name; /* Codec name */
455 char *stream_name; /* Stream name */
456
457 /* DAI */
3c4b266f
LG
458 struct snd_soc_dai *codec_dai;
459 struct snd_soc_dai *cpu_dai;
1c433fbd
GG
460
461 /* machine stream operations */
462 struct snd_soc_ops *ops;
808db4a4
RP
463
464 /* codec/machine specific init - e.g. add machine controls */
465 int (*init)(struct snd_soc_codec *codec);
4ccab3e7 466
06f409d7
MB
467 /* Symmetry requirements */
468 unsigned int symmetric_rates:1;
469
470 /* Symmetry data - only valid if symmetry is being enforced */
471 unsigned int rate;
472
4ccab3e7
LG
473 /* DAI pcm */
474 struct snd_pcm *pcm;
808db4a4
RP
475};
476
87506549
MB
477/* SoC card */
478struct snd_soc_card {
808db4a4 479 char *name;
c5af3a2e
MB
480 struct device *dev;
481
482 struct list_head list;
483
484 int instantiated;
808db4a4
RP
485
486 int (*probe)(struct platform_device *pdev);
487 int (*remove)(struct platform_device *pdev);
488
489 /* the pre and post PM functions are used to do any PM work before and
490 * after the codec and DAI's do any PM work. */
491 int (*suspend_pre)(struct platform_device *pdev, pm_message_t state);
492 int (*suspend_post)(struct platform_device *pdev, pm_message_t state);
493 int (*resume_pre)(struct platform_device *pdev);
494 int (*resume_post)(struct platform_device *pdev);
495
0b4d221b 496 /* callbacks */
87506549 497 int (*set_bias_level)(struct snd_soc_card *,
0be9898a 498 enum snd_soc_bias_level level);
0b4d221b 499
808db4a4
RP
500 /* CPU <--> Codec DAI links */
501 struct snd_soc_dai_link *dai_link;
502 int num_links;
6308419a
MB
503
504 struct snd_soc_device *socdev;
505
6627a653
MB
506 struct snd_soc_codec *codec;
507
87689d56 508 struct snd_soc_platform *platform;
6308419a
MB
509 struct delayed_work delayed_work;
510 struct work_struct deferred_resume_work;
808db4a4
RP
511};
512
513/* SoC Device - the audio subsystem */
514struct snd_soc_device {
515 struct device *dev;
87506549 516 struct snd_soc_card *card;
808db4a4
RP
517 struct snd_soc_codec_device *codec_dev;
518 void *codec_data;
519};
520
521/* runtime channel data */
522struct snd_soc_pcm_runtime {
1c433fbd 523 struct snd_soc_dai_link *dai;
808db4a4
RP
524 struct snd_soc_device *socdev;
525};
526
4eaa9819
JS
527/* mixer control */
528struct soc_mixer_control {
529 int min, max;
815ecf8d 530 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
531};
532
808db4a4
RP
533/* enumerated kcontrol */
534struct soc_enum {
2e72f8e3
PU
535 unsigned short reg;
536 unsigned short reg2;
537 unsigned char shift_l;
538 unsigned char shift_r;
539 unsigned int max;
540 unsigned int mask;
541 const char **texts;
542 const unsigned int *values;
543 void *dapm;
544};
545
5c82f567
MB
546/* codec IO */
547static inline unsigned int snd_soc_read(struct snd_soc_codec *codec,
548 unsigned int reg)
549{
550 return codec->read(codec, reg);
551}
552
553static inline unsigned int snd_soc_write(struct snd_soc_codec *codec,
554 unsigned int reg, unsigned int val)
555{
556 return codec->write(codec, reg, val);
557}
558
a47cbe72
MB
559#include <sound/soc-dai.h>
560
808db4a4 561#endif