]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - include/sound/soc.h
ASoC: Register platform DAIs
[mirror_ubuntu-artful-kernel.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
4484bb2e 18#include <linux/workqueue.h>
808db4a4
RP
19#include <sound/core.h>
20#include <sound/pcm.h>
21#include <sound/control.h>
22#include <sound/ac97_codec.h>
23
808db4a4
RP
24/*
25 * Convenience kcontrol builders
26 */
4eaa9819
JS
27#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
28 ((unsigned long)&(struct soc_mixer_control) \
762b8df7
MB
29 {.reg = xreg, .shift = xshift, .rshift = xshift, .max = xmax, \
30 .invert = xinvert})
4eaa9819
JS
31#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
32 ((unsigned long)&(struct soc_mixer_control) \
33 {.reg = xreg, .max = xmax, .invert = xinvert})
a7a4ac86 34#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
35{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
36 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
37 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
38 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
39#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
40{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
41 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
42 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
43 .tlv.p = (tlv_array), \
44 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
45 .put = snd_soc_put_volsw, \
46 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
4eaa9819 47#define SOC_DOUBLE(xname, xreg, shift_left, shift_right, xmax, xinvert) \
808db4a4
RP
48{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
49 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
50 .put = snd_soc_put_volsw, \
4eaa9819
JS
51 .private_value = (unsigned long)&(struct soc_mixer_control) \
52 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
53 .max = xmax, .invert = xinvert} }
54#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4
RP
55{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
56 .info = snd_soc_info_volsw_2r, \
57 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
58 .private_value = (unsigned long)&(struct soc_mixer_control) \
59 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
60 .max = xmax, .invert = xinvert} }
61#define SOC_DOUBLE_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
62{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
63 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
64 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
65 .tlv.p = (tlv_array), \
66 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
67 .put = snd_soc_put_volsw, \
4eaa9819
JS
68 .private_value = (unsigned long)&(struct soc_mixer_control) \
69 {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
70 .max = xmax, .invert = xinvert} }
71#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
72{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
73 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
74 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
75 .tlv.p = (tlv_array), \
76 .info = snd_soc_info_volsw_2r, \
77 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
78 .private_value = (unsigned long)&(struct soc_mixer_control) \
79 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
80 .max = xmax, .invert = xinvert} }
81#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
82{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
83 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
84 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
85 .tlv.p = (tlv_array), \
86 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
87 .put = snd_soc_put_volsw_s8, \
4eaa9819
JS
88 .private_value = (unsigned long)&(struct soc_mixer_control) \
89 {.reg = xreg, .min = xmin, .max = xmax} }
f8ba0b7b 90#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 91{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
92 .max = xmax, .texts = xtexts }
93#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
94 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
95#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
96{ .max = xmax, .texts = xtexts }
808db4a4
RP
97#define SOC_ENUM(xname, xenum) \
98{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
99 .info = snd_soc_info_enum_double, \
100 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
101 .private_value = (unsigned long)&xenum }
f8ba0b7b 102#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
103 xhandler_get, xhandler_put) \
104{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 105 .info = snd_soc_info_volsw, \
808db4a4 106 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b
JS
107 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
108#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
109 xhandler_get, xhandler_put, tlv_array) \
110{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
111 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
112 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
113 .tlv.p = (tlv_array), \
114 .info = snd_soc_info_volsw, \
115 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 116 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
808db4a4
RP
117#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
118{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
119 .info = snd_soc_info_bool_ext, \
120 .get = xhandler_get, .put = xhandler_put, \
121 .private_value = xdata }
122#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
123{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
124 .info = snd_soc_info_enum_ext, \
125 .get = xhandler_get, .put = xhandler_put, \
126 .private_value = (unsigned long)&xenum }
127
0be9898a
MB
128/*
129 * Bias levels
130 *
131 * @ON: Bias is fully on for audio playback and capture operations.
132 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
133 * stream start and stop operations.
134 * @STANDBY: Low power standby state when no playback/capture operations are
135 * in progress. NOTE: The transition time between STANDBY and ON
136 * should be as fast as possible and no longer than 10ms.
137 * @OFF: Power Off. No restrictions on transition times.
138 */
139enum snd_soc_bias_level {
140 SND_SOC_BIAS_ON,
141 SND_SOC_BIAS_PREPARE,
142 SND_SOC_BIAS_STANDBY,
143 SND_SOC_BIAS_OFF,
144};
145
808db4a4
RP
146struct snd_soc_device;
147struct snd_soc_pcm_stream;
148struct snd_soc_ops;
149struct snd_soc_dai_mode;
150struct snd_soc_pcm_runtime;
3c4b266f 151struct snd_soc_dai;
808db4a4 152struct snd_soc_codec;
808db4a4
RP
153struct soc_enum;
154struct snd_soc_ac97_ops;
808db4a4
RP
155
156typedef int (*hw_write_t)(void *,const char* ,int);
157typedef int (*hw_read_t)(void *,char* ,int);
158
159extern struct snd_ac97_bus_ops soc_ac97_ops;
160
161/* pcm <-> DAI connect */
162void snd_soc_free_pcms(struct snd_soc_device *socdev);
163int snd_soc_new_pcms(struct snd_soc_device *socdev, int idx, const char *xid);
968a6025 164int snd_soc_init_card(struct snd_soc_device *socdev);
808db4a4
RP
165
166/* set runtime hw params */
167int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
168 const struct snd_pcm_hardware *hw);
808db4a4
RP
169
170/* codec IO */
171#define snd_soc_read(codec, reg) codec->read(codec, reg)
172#define snd_soc_write(codec, reg, value) codec->write(codec, reg, value)
173
174/* codec register bit access */
175int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
176 unsigned short mask, unsigned short value);
177int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
178 unsigned short mask, unsigned short value);
179
180int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
181 struct snd_ac97_bus_ops *ops, int num);
182void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
183
184/*
185 *Controls
186 */
187struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
188 void *data, char *long_name);
189int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
190 struct snd_ctl_elem_info *uinfo);
191int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
192 struct snd_ctl_elem_info *uinfo);
193int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
194 struct snd_ctl_elem_value *ucontrol);
195int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
196 struct snd_ctl_elem_value *ucontrol);
197int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
198 struct snd_ctl_elem_info *uinfo);
199int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
200 struct snd_ctl_elem_info *uinfo);
392abe9c 201#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
202int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
203 struct snd_ctl_elem_value *ucontrol);
204int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
205 struct snd_ctl_elem_value *ucontrol);
206int snd_soc_info_volsw_2r(struct snd_kcontrol *kcontrol,
207 struct snd_ctl_elem_info *uinfo);
208int snd_soc_get_volsw_2r(struct snd_kcontrol *kcontrol,
209 struct snd_ctl_elem_value *ucontrol);
210int snd_soc_put_volsw_2r(struct snd_kcontrol *kcontrol,
211 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
212int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
213 struct snd_ctl_elem_info *uinfo);
214int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
215 struct snd_ctl_elem_value *ucontrol);
216int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
217 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
218
219/* SoC PCM stream information */
220struct snd_soc_pcm_stream {
221 char *stream_name;
1c433fbd
GG
222 u64 formats; /* SNDRV_PCM_FMTBIT_* */
223 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
224 unsigned int rate_min; /* min rate */
225 unsigned int rate_max; /* max rate */
226 unsigned int channels_min; /* min channels */
227 unsigned int channels_max; /* max channels */
228 unsigned int active:1; /* stream is in use */
229};
230
231/* SoC audio ops */
232struct snd_soc_ops {
233 int (*startup)(struct snd_pcm_substream *);
234 void (*shutdown)(struct snd_pcm_substream *);
235 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
236 int (*hw_free)(struct snd_pcm_substream *);
237 int (*prepare)(struct snd_pcm_substream *);
238 int (*trigger)(struct snd_pcm_substream *, int);
239};
240
808db4a4
RP
241/* SoC Audio Codec */
242struct snd_soc_codec {
243 char *name;
244 struct module *owner;
245 struct mutex mutex;
246
247 /* callbacks */
0be9898a
MB
248 int (*set_bias_level)(struct snd_soc_codec *,
249 enum snd_soc_bias_level level);
808db4a4
RP
250
251 /* runtime */
252 struct snd_card *card;
253 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
254 unsigned int active;
255 unsigned int pcm_devs;
256 void *private_data;
257
258 /* codec IO */
259 void *control_data; /* codec control (i2c/3wire) data */
260 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
261 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
58cd33c0
MB
262 int (*display_register)(struct snd_soc_codec *, char *,
263 size_t, unsigned int);
808db4a4
RP
264 hw_write_t hw_write;
265 hw_read_t hw_read;
266 void *reg_cache;
267 short reg_cache_size;
268 short reg_cache_step;
269
270 /* dapm */
12ef193d 271 u32 pop_time;
808db4a4
RP
272 struct list_head dapm_widgets;
273 struct list_head dapm_paths;
0be9898a
MB
274 enum snd_soc_bias_level bias_level;
275 enum snd_soc_bias_level suspend_bias_level;
1321b160 276 struct delayed_work delayed_work;
808db4a4
RP
277
278 /* codec DAI's */
3c4b266f 279 struct snd_soc_dai *dai;
808db4a4 280 unsigned int num_dai;
384c89e2
MB
281
282#ifdef CONFIG_DEBUG_FS
283 struct dentry *debugfs_reg;
284 struct dentry *debugfs_pop_time;
285#endif
808db4a4
RP
286};
287
288/* codec device */
289struct snd_soc_codec_device {
290 int (*probe)(struct platform_device *pdev);
291 int (*remove)(struct platform_device *pdev);
292 int (*suspend)(struct platform_device *pdev, pm_message_t state);
293 int (*resume)(struct platform_device *pdev);
294};
295
296/* SoC platform interface */
297struct snd_soc_platform {
298 char *name;
299
300 int (*probe)(struct platform_device *pdev);
301 int (*remove)(struct platform_device *pdev);
07c84d04
MB
302 int (*suspend)(struct snd_soc_dai *dai);
303 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
304
305 /* pcm creation and destruction */
3c4b266f 306 int (*pcm_new)(struct snd_card *, struct snd_soc_dai *,
808db4a4
RP
307 struct snd_pcm *);
308 void (*pcm_free)(struct snd_pcm *);
309
310 /* platform stream ops */
311 struct snd_pcm_ops *pcm_ops;
312};
313
314/* SoC machine DAI configuration, glues a codec and cpu DAI together */
315struct snd_soc_dai_link {
316 char *name; /* Codec name */
317 char *stream_name; /* Stream name */
318
319 /* DAI */
3c4b266f
LG
320 struct snd_soc_dai *codec_dai;
321 struct snd_soc_dai *cpu_dai;
1c433fbd
GG
322
323 /* machine stream operations */
324 struct snd_soc_ops *ops;
808db4a4
RP
325
326 /* codec/machine specific init - e.g. add machine controls */
327 int (*init)(struct snd_soc_codec *codec);
4ccab3e7
LG
328
329 /* DAI pcm */
330 struct snd_pcm *pcm;
808db4a4
RP
331};
332
87506549
MB
333/* SoC card */
334struct snd_soc_card {
808db4a4 335 char *name;
c5af3a2e
MB
336 struct device *dev;
337
338 struct list_head list;
339
340 int instantiated;
808db4a4
RP
341
342 int (*probe)(struct platform_device *pdev);
343 int (*remove)(struct platform_device *pdev);
344
345 /* the pre and post PM functions are used to do any PM work before and
346 * after the codec and DAI's do any PM work. */
347 int (*suspend_pre)(struct platform_device *pdev, pm_message_t state);
348 int (*suspend_post)(struct platform_device *pdev, pm_message_t state);
349 int (*resume_pre)(struct platform_device *pdev);
350 int (*resume_post)(struct platform_device *pdev);
351
0b4d221b 352 /* callbacks */
87506549 353 int (*set_bias_level)(struct snd_soc_card *,
0be9898a 354 enum snd_soc_bias_level level);
0b4d221b 355
808db4a4
RP
356 /* CPU <--> Codec DAI links */
357 struct snd_soc_dai_link *dai_link;
358 int num_links;
6308419a
MB
359
360 struct snd_soc_device *socdev;
361
87689d56 362 struct snd_soc_platform *platform;
6308419a
MB
363 struct delayed_work delayed_work;
364 struct work_struct deferred_resume_work;
808db4a4
RP
365};
366
367/* SoC Device - the audio subsystem */
368struct snd_soc_device {
369 struct device *dev;
87506549 370 struct snd_soc_card *card;
808db4a4
RP
371 struct snd_soc_codec *codec;
372 struct snd_soc_codec_device *codec_dev;
373 void *codec_data;
374};
375
376/* runtime channel data */
377struct snd_soc_pcm_runtime {
1c433fbd 378 struct snd_soc_dai_link *dai;
808db4a4
RP
379 struct snd_soc_device *socdev;
380};
381
4eaa9819
JS
382/* mixer control */
383struct soc_mixer_control {
384 int min, max;
815ecf8d 385 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
386};
387
808db4a4
RP
388/* enumerated kcontrol */
389struct soc_enum {
390 unsigned short reg;
391 unsigned short reg2;
392 unsigned char shift_l;
393 unsigned char shift_r;
f8ba0b7b 394 unsigned int max;
808db4a4
RP
395 const char **texts;
396 void *dapm;
397};
398
a47cbe72
MB
399#include <sound/soc-dai.h>
400
808db4a4 401#endif