]>
Commit | Line | Data |
---|---|---|
808db4a4 RP |
1 | /* |
2 | * linux/sound/soc.h -- ALSA SoC Layer | |
3 | * | |
4 | * Author: Liam Girdwood | |
5 | * Created: Aug 11th 2005 | |
6 | * Copyright: Wolfson Microelectronics. PLC. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | */ | |
12 | ||
13 | #ifndef __LINUX_SND_SOC_H | |
14 | #define __LINUX_SND_SOC_H | |
15 | ||
16 | #include <linux/platform_device.h> | |
17 | #include <linux/types.h> | |
d5021ec9 | 18 | #include <linux/notifier.h> |
4484bb2e | 19 | #include <linux/workqueue.h> |
ec67624d LCM |
20 | #include <linux/interrupt.h> |
21 | #include <linux/kernel.h> | |
be3ea3b9 | 22 | #include <linux/regmap.h> |
808db4a4 RP |
23 | #include <sound/core.h> |
24 | #include <sound/pcm.h> | |
25 | #include <sound/control.h> | |
26 | #include <sound/ac97_codec.h> | |
27 | ||
808db4a4 RP |
28 | /* |
29 | * Convenience kcontrol builders | |
30 | */ | |
460acbec | 31 | #define SOC_DOUBLE_VALUE(xreg, shift_left, shift_right, xmax, xinvert) \ |
4eaa9819 | 32 | ((unsigned long)&(struct soc_mixer_control) \ |
460acbec PU |
33 | {.reg = xreg, .shift = shift_left, .rshift = shift_right, \ |
34 | .max = xmax, .platform_max = xmax, .invert = xinvert}) | |
35 | #define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \ | |
36 | SOC_DOUBLE_VALUE(xreg, xshift, xshift, xmax, xinvert) | |
4eaa9819 JS |
37 | #define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \ |
38 | ((unsigned long)&(struct soc_mixer_control) \ | |
d11bb4a9 | 39 | {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert}) |
a7a4ac86 | 40 | #define SOC_SINGLE(xname, reg, shift, max, invert) \ |
808db4a4 RP |
41 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \ |
42 | .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\ | |
43 | .put = snd_soc_put_volsw, \ | |
a7a4ac86 PZ |
44 | .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) } |
45 | #define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \ | |
46 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \ | |
47 | .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\ | |
48 | SNDRV_CTL_ELEM_ACCESS_READWRITE,\ | |
49 | .tlv.p = (tlv_array), \ | |
50 | .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\ | |
51 | .put = snd_soc_put_volsw, \ | |
52 | .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) } | |
460acbec | 53 | #define SOC_DOUBLE(xname, reg, shift_left, shift_right, max, invert) \ |
808db4a4 RP |
54 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\ |
55 | .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \ | |
56 | .put = snd_soc_put_volsw, \ | |
460acbec PU |
57 | .private_value = SOC_DOUBLE_VALUE(reg, shift_left, shift_right, \ |
58 | max, invert) } | |
4eaa9819 | 59 | #define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \ |
808db4a4 RP |
60 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \ |
61 | .info = snd_soc_info_volsw_2r, \ | |
62 | .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \ | |
4eaa9819 JS |
63 | .private_value = (unsigned long)&(struct soc_mixer_control) \ |
64 | {.reg = reg_left, .rreg = reg_right, .shift = xshift, \ | |
d11bb4a9 | 65 | .max = xmax, .platform_max = xmax, .invert = xinvert} } |
460acbec | 66 | #define SOC_DOUBLE_TLV(xname, reg, shift_left, shift_right, max, invert, tlv_array) \ |
a7a4ac86 PZ |
67 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\ |
68 | .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\ | |
69 | SNDRV_CTL_ELEM_ACCESS_READWRITE,\ | |
70 | .tlv.p = (tlv_array), \ | |
71 | .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \ | |
72 | .put = snd_soc_put_volsw, \ | |
460acbec PU |
73 | .private_value = SOC_DOUBLE_VALUE(reg, shift_left, shift_right, \ |
74 | max, invert) } | |
4eaa9819 | 75 | #define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \ |
a7a4ac86 PZ |
76 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\ |
77 | .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\ | |
78 | SNDRV_CTL_ELEM_ACCESS_READWRITE,\ | |
79 | .tlv.p = (tlv_array), \ | |
80 | .info = snd_soc_info_volsw_2r, \ | |
81 | .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \ | |
4eaa9819 JS |
82 | .private_value = (unsigned long)&(struct soc_mixer_control) \ |
83 | {.reg = reg_left, .rreg = reg_right, .shift = xshift, \ | |
d11bb4a9 | 84 | .max = xmax, .platform_max = xmax, .invert = xinvert} } |
4eaa9819 | 85 | #define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \ |
e13ac2e9 MB |
86 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \ |
87 | .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \ | |
88 | SNDRV_CTL_ELEM_ACCESS_READWRITE, \ | |
89 | .tlv.p = (tlv_array), \ | |
90 | .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \ | |
91 | .put = snd_soc_put_volsw_s8, \ | |
4eaa9819 | 92 | .private_value = (unsigned long)&(struct soc_mixer_control) \ |
d11bb4a9 PU |
93 | {.reg = xreg, .min = xmin, .max = xmax, \ |
94 | .platform_max = xmax} } | |
f8ba0b7b | 95 | #define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \ |
808db4a4 | 96 | { .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \ |
f8ba0b7b JS |
97 | .max = xmax, .texts = xtexts } |
98 | #define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \ | |
99 | SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts) | |
100 | #define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \ | |
101 | { .max = xmax, .texts = xtexts } | |
2e72f8e3 PU |
102 | #define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \ |
103 | { .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \ | |
104 | .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues} | |
105 | #define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \ | |
106 | SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues) | |
808db4a4 RP |
107 | #define SOC_ENUM(xname, xenum) \ |
108 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\ | |
109 | .info = snd_soc_info_enum_double, \ | |
110 | .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \ | |
111 | .private_value = (unsigned long)&xenum } | |
2e72f8e3 PU |
112 | #define SOC_VALUE_ENUM(xname, xenum) \ |
113 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\ | |
74155556 | 114 | .info = snd_soc_info_enum_double, \ |
2e72f8e3 PU |
115 | .get = snd_soc_get_value_enum_double, \ |
116 | .put = snd_soc_put_value_enum_double, \ | |
117 | .private_value = (unsigned long)&xenum } | |
f8ba0b7b | 118 | #define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\ |
808db4a4 RP |
119 | xhandler_get, xhandler_put) \ |
120 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \ | |
1c433fbd | 121 | .info = snd_soc_info_volsw, \ |
808db4a4 | 122 | .get = xhandler_get, .put = xhandler_put, \ |
f8ba0b7b | 123 | .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) } |
460acbec | 124 | #define SOC_DOUBLE_EXT(xname, reg, shift_left, shift_right, max, invert,\ |
7629ad24 DM |
125 | xhandler_get, xhandler_put) \ |
126 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\ | |
127 | .info = snd_soc_info_volsw, \ | |
128 | .get = xhandler_get, .put = xhandler_put, \ | |
460acbec PU |
129 | .private_value = \ |
130 | SOC_DOUBLE_VALUE(reg, shift_left, shift_right, max, invert) } | |
f8ba0b7b | 131 | #define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\ |
10144c09 MM |
132 | xhandler_get, xhandler_put, tlv_array) \ |
133 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \ | |
134 | .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\ | |
135 | SNDRV_CTL_ELEM_ACCESS_READWRITE,\ | |
136 | .tlv.p = (tlv_array), \ | |
137 | .info = snd_soc_info_volsw, \ | |
138 | .get = xhandler_get, .put = xhandler_put, \ | |
f8ba0b7b | 139 | .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) } |
d0af93db JS |
140 | #define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\ |
141 | xhandler_get, xhandler_put, tlv_array) \ | |
142 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \ | |
143 | .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \ | |
144 | SNDRV_CTL_ELEM_ACCESS_READWRITE, \ | |
145 | .tlv.p = (tlv_array), \ | |
146 | .info = snd_soc_info_volsw, \ | |
147 | .get = xhandler_get, .put = xhandler_put, \ | |
460acbec PU |
148 | .private_value = SOC_DOUBLE_VALUE(xreg, shift_left, shift_right, \ |
149 | xmax, xinvert) } | |
3ce91d5a JS |
150 | #define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\ |
151 | xhandler_get, xhandler_put, tlv_array) \ | |
152 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \ | |
153 | .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \ | |
154 | SNDRV_CTL_ELEM_ACCESS_READWRITE, \ | |
155 | .tlv.p = (tlv_array), \ | |
156 | .info = snd_soc_info_volsw_2r, \ | |
157 | .get = xhandler_get, .put = xhandler_put, \ | |
158 | .private_value = (unsigned long)&(struct soc_mixer_control) \ | |
159 | {.reg = reg_left, .rreg = reg_right, .shift = xshift, \ | |
d11bb4a9 | 160 | .max = xmax, .platform_max = xmax, .invert = xinvert} } |
808db4a4 RP |
161 | #define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \ |
162 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \ | |
163 | .info = snd_soc_info_bool_ext, \ | |
164 | .get = xhandler_get, .put = xhandler_put, \ | |
165 | .private_value = xdata } | |
166 | #define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \ | |
167 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \ | |
168 | .info = snd_soc_info_enum_ext, \ | |
169 | .get = xhandler_get, .put = xhandler_put, \ | |
170 | .private_value = (unsigned long)&xenum } | |
171 | ||
b6f4bb38 | 172 | #define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\ |
173 | xmin, xmax, tlv_array) \ | |
174 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \ | |
175 | .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \ | |
176 | SNDRV_CTL_ELEM_ACCESS_READWRITE, \ | |
177 | .tlv.p = (tlv_array), \ | |
178 | .info = snd_soc_info_volsw_2r_sx, \ | |
179 | .get = snd_soc_get_volsw_2r_sx, \ | |
180 | .put = snd_soc_put_volsw_2r_sx, \ | |
181 | .private_value = (unsigned long)&(struct soc_mixer_control) \ | |
182 | {.reg = xreg_left, \ | |
183 | .rreg = xreg_right, .shift = xshift, \ | |
184 | .min = xmin, .max = xmax} } | |
185 | ||
186 | ||
6c2fb6a8 GL |
187 | /* |
188 | * Simplified versions of above macros, declaring a struct and calculating | |
189 | * ARRAY_SIZE internally | |
190 | */ | |
191 | #define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \ | |
192 | struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \ | |
193 | ARRAY_SIZE(xtexts), xtexts) | |
194 | #define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \ | |
195 | SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts) | |
196 | #define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \ | |
197 | struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts) | |
198 | #define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \ | |
199 | struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \ | |
200 | ARRAY_SIZE(xtexts), xtexts, xvalues) | |
201 | #define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \ | |
202 | SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues) | |
203 | ||
0168bf0d LG |
204 | /* |
205 | * Component probe and remove ordering levels for components with runtime | |
206 | * dependencies. | |
207 | */ | |
208 | #define SND_SOC_COMP_ORDER_FIRST -2 | |
209 | #define SND_SOC_COMP_ORDER_EARLY -1 | |
210 | #define SND_SOC_COMP_ORDER_NORMAL 0 | |
211 | #define SND_SOC_COMP_ORDER_LATE 1 | |
212 | #define SND_SOC_COMP_ORDER_LAST 2 | |
213 | ||
0be9898a MB |
214 | /* |
215 | * Bias levels | |
216 | * | |
217 | * @ON: Bias is fully on for audio playback and capture operations. | |
218 | * @PREPARE: Prepare for audio operations. Called before DAPM switching for | |
219 | * stream start and stop operations. | |
220 | * @STANDBY: Low power standby state when no playback/capture operations are | |
221 | * in progress. NOTE: The transition time between STANDBY and ON | |
222 | * should be as fast as possible and no longer than 10ms. | |
223 | * @OFF: Power Off. No restrictions on transition times. | |
224 | */ | |
225 | enum snd_soc_bias_level { | |
56fba41f MB |
226 | SND_SOC_BIAS_OFF = 0, |
227 | SND_SOC_BIAS_STANDBY = 1, | |
228 | SND_SOC_BIAS_PREPARE = 2, | |
229 | SND_SOC_BIAS_ON = 3, | |
0be9898a MB |
230 | }; |
231 | ||
8a2cd618 MB |
232 | struct snd_jack; |
233 | struct snd_soc_card; | |
808db4a4 RP |
234 | struct snd_soc_pcm_stream; |
235 | struct snd_soc_ops; | |
808db4a4 | 236 | struct snd_soc_pcm_runtime; |
3c4b266f | 237 | struct snd_soc_dai; |
f0fba2ad | 238 | struct snd_soc_dai_driver; |
12a48a8c | 239 | struct snd_soc_platform; |
d273ebe7 | 240 | struct snd_soc_dai_link; |
f0fba2ad | 241 | struct snd_soc_platform_driver; |
808db4a4 | 242 | struct snd_soc_codec; |
f0fba2ad | 243 | struct snd_soc_codec_driver; |
808db4a4 | 244 | struct soc_enum; |
8a2cd618 | 245 | struct snd_soc_jack; |
fa9879ed | 246 | struct snd_soc_jack_zone; |
8a2cd618 | 247 | struct snd_soc_jack_pin; |
7a30a3db | 248 | struct snd_soc_cache_ops; |
ce6120cc | 249 | #include <sound/soc-dapm.h> |
f0fba2ad | 250 | |
ec67624d LCM |
251 | #ifdef CONFIG_GPIOLIB |
252 | struct snd_soc_jack_gpio; | |
253 | #endif | |
808db4a4 RP |
254 | |
255 | typedef int (*hw_write_t)(void *,const char* ,int); | |
808db4a4 RP |
256 | |
257 | extern struct snd_ac97_bus_ops soc_ac97_ops; | |
258 | ||
7084a42b | 259 | enum snd_soc_control_type { |
e9c03905 | 260 | SND_SOC_I2C = 1, |
7084a42b | 261 | SND_SOC_SPI, |
0671da18 | 262 | SND_SOC_REGMAP, |
7084a42b MB |
263 | }; |
264 | ||
7a30a3db | 265 | enum snd_soc_compress_type { |
119bd789 | 266 | SND_SOC_FLAT_COMPRESSION = 1, |
a7f387d5 DP |
267 | SND_SOC_LZO_COMPRESSION, |
268 | SND_SOC_RBTREE_COMPRESSION | |
7a30a3db DP |
269 | }; |
270 | ||
b8c0dab9 LG |
271 | enum snd_soc_pcm_subclass { |
272 | SND_SOC_PCM_CLASS_PCM = 0, | |
273 | SND_SOC_PCM_CLASS_BE = 1, | |
274 | }; | |
275 | ||
ec4ee52a | 276 | int snd_soc_codec_set_sysclk(struct snd_soc_codec *codec, int clk_id, |
da1c6ea6 | 277 | int source, unsigned int freq, int dir); |
ec4ee52a MB |
278 | int snd_soc_codec_set_pll(struct snd_soc_codec *codec, int pll_id, int source, |
279 | unsigned int freq_in, unsigned int freq_out); | |
280 | ||
70a7ca34 VK |
281 | int snd_soc_register_card(struct snd_soc_card *card); |
282 | int snd_soc_unregister_card(struct snd_soc_card *card); | |
6f8ab4ac MB |
283 | int snd_soc_suspend(struct device *dev); |
284 | int snd_soc_resume(struct device *dev); | |
285 | int snd_soc_poweroff(struct device *dev); | |
f0fba2ad LG |
286 | int snd_soc_register_platform(struct device *dev, |
287 | struct snd_soc_platform_driver *platform_drv); | |
288 | void snd_soc_unregister_platform(struct device *dev); | |
289 | int snd_soc_register_codec(struct device *dev, | |
001ae4c0 | 290 | const struct snd_soc_codec_driver *codec_drv, |
f0fba2ad LG |
291 | struct snd_soc_dai_driver *dai_drv, int num_dai); |
292 | void snd_soc_unregister_codec(struct device *dev); | |
181e055e MB |
293 | int snd_soc_codec_volatile_register(struct snd_soc_codec *codec, |
294 | unsigned int reg); | |
239c9706 DP |
295 | int snd_soc_codec_readable_register(struct snd_soc_codec *codec, |
296 | unsigned int reg); | |
297 | int snd_soc_codec_writable_register(struct snd_soc_codec *codec, | |
298 | unsigned int reg); | |
17a52fd6 | 299 | int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec, |
7084a42b MB |
300 | int addr_bits, int data_bits, |
301 | enum snd_soc_control_type control); | |
7a30a3db DP |
302 | int snd_soc_cache_sync(struct snd_soc_codec *codec); |
303 | int snd_soc_cache_init(struct snd_soc_codec *codec); | |
304 | int snd_soc_cache_exit(struct snd_soc_codec *codec); | |
305 | int snd_soc_cache_write(struct snd_soc_codec *codec, | |
306 | unsigned int reg, unsigned int value); | |
307 | int snd_soc_cache_read(struct snd_soc_codec *codec, | |
308 | unsigned int reg, unsigned int *value); | |
066d16c3 DP |
309 | int snd_soc_default_volatile_register(struct snd_soc_codec *codec, |
310 | unsigned int reg); | |
311 | int snd_soc_default_readable_register(struct snd_soc_codec *codec, | |
312 | unsigned int reg); | |
8020454c DP |
313 | int snd_soc_default_writable_register(struct snd_soc_codec *codec, |
314 | unsigned int reg); | |
f1442bc1 LG |
315 | int snd_soc_platform_read(struct snd_soc_platform *platform, |
316 | unsigned int reg); | |
317 | int snd_soc_platform_write(struct snd_soc_platform *platform, | |
318 | unsigned int reg, unsigned int val); | |
12a48a8c | 319 | |
7aae816d MB |
320 | /* Utility functions to get clock rates from various things */ |
321 | int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots); | |
322 | int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params); | |
c0fa59df | 323 | int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots); |
7aae816d MB |
324 | int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms); |
325 | ||
808db4a4 RP |
326 | /* set runtime hw params */ |
327 | int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream, | |
328 | const struct snd_pcm_hardware *hw); | |
808db4a4 | 329 | |
8a2cd618 | 330 | /* Jack reporting */ |
f0fba2ad | 331 | int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type, |
8a2cd618 MB |
332 | struct snd_soc_jack *jack); |
333 | void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask); | |
334 | int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count, | |
335 | struct snd_soc_jack_pin *pins); | |
d5021ec9 MB |
336 | void snd_soc_jack_notifier_register(struct snd_soc_jack *jack, |
337 | struct notifier_block *nb); | |
338 | void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack, | |
339 | struct notifier_block *nb); | |
fa9879ed VK |
340 | int snd_soc_jack_add_zones(struct snd_soc_jack *jack, int count, |
341 | struct snd_soc_jack_zone *zones); | |
342 | int snd_soc_jack_get_type(struct snd_soc_jack *jack, int micbias_voltage); | |
ec67624d LCM |
343 | #ifdef CONFIG_GPIOLIB |
344 | int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count, | |
345 | struct snd_soc_jack_gpio *gpios); | |
346 | void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count, | |
347 | struct snd_soc_jack_gpio *gpios); | |
348 | #endif | |
8a2cd618 | 349 | |
808db4a4 RP |
350 | /* codec register bit access */ |
351 | int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg, | |
46f5822f | 352 | unsigned int mask, unsigned int value); |
dd1b3d53 MB |
353 | int snd_soc_update_bits_locked(struct snd_soc_codec *codec, |
354 | unsigned short reg, unsigned int mask, | |
355 | unsigned int value); | |
808db4a4 | 356 | int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg, |
46f5822f | 357 | unsigned int mask, unsigned int value); |
808db4a4 RP |
358 | |
359 | int snd_soc_new_ac97_codec(struct snd_soc_codec *codec, | |
360 | struct snd_ac97_bus_ops *ops, int num); | |
361 | void snd_soc_free_ac97_codec(struct snd_soc_codec *codec); | |
362 | ||
363 | /* | |
364 | *Controls | |
365 | */ | |
366 | struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template, | |
efb7ac3f MB |
367 | void *data, char *long_name, |
368 | const char *prefix); | |
3e8e1952 IM |
369 | int snd_soc_add_controls(struct snd_soc_codec *codec, |
370 | const struct snd_kcontrol_new *controls, int num_controls); | |
a491a5c8 LG |
371 | int snd_soc_add_platform_controls(struct snd_soc_platform *platform, |
372 | const struct snd_kcontrol_new *controls, int num_controls); | |
808db4a4 RP |
373 | int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol, |
374 | struct snd_ctl_elem_info *uinfo); | |
375 | int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol, | |
376 | struct snd_ctl_elem_info *uinfo); | |
377 | int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol, | |
378 | struct snd_ctl_elem_value *ucontrol); | |
379 | int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol, | |
380 | struct snd_ctl_elem_value *ucontrol); | |
2e72f8e3 PU |
381 | int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol, |
382 | struct snd_ctl_elem_value *ucontrol); | |
383 | int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol, | |
384 | struct snd_ctl_elem_value *ucontrol); | |
808db4a4 RP |
385 | int snd_soc_info_volsw(struct snd_kcontrol *kcontrol, |
386 | struct snd_ctl_elem_info *uinfo); | |
387 | int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol, | |
388 | struct snd_ctl_elem_info *uinfo); | |
392abe9c | 389 | #define snd_soc_info_bool_ext snd_ctl_boolean_mono_info |
808db4a4 RP |
390 | int snd_soc_get_volsw(struct snd_kcontrol *kcontrol, |
391 | struct snd_ctl_elem_value *ucontrol); | |
392 | int snd_soc_put_volsw(struct snd_kcontrol *kcontrol, | |
393 | struct snd_ctl_elem_value *ucontrol); | |
394 | int snd_soc_info_volsw_2r(struct snd_kcontrol *kcontrol, | |
395 | struct snd_ctl_elem_info *uinfo); | |
396 | int snd_soc_get_volsw_2r(struct snd_kcontrol *kcontrol, | |
397 | struct snd_ctl_elem_value *ucontrol); | |
398 | int snd_soc_put_volsw_2r(struct snd_kcontrol *kcontrol, | |
399 | struct snd_ctl_elem_value *ucontrol); | |
e13ac2e9 MB |
400 | int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol, |
401 | struct snd_ctl_elem_info *uinfo); | |
402 | int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol, | |
403 | struct snd_ctl_elem_value *ucontrol); | |
404 | int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol, | |
405 | struct snd_ctl_elem_value *ucontrol); | |
637d3847 PU |
406 | int snd_soc_limit_volume(struct snd_soc_codec *codec, |
407 | const char *name, int max); | |
b6f4bb38 | 408 | int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol, |
409 | struct snd_ctl_elem_info *uinfo); | |
410 | int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol, | |
411 | struct snd_ctl_elem_value *ucontrol); | |
412 | int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol, | |
413 | struct snd_ctl_elem_value *ucontrol); | |
808db4a4 | 414 | |
066d16c3 DP |
415 | /** |
416 | * struct snd_soc_reg_access - Describes whether a given register is | |
417 | * readable, writable or volatile. | |
418 | * | |
419 | * @reg: the register number | |
420 | * @read: whether this register is readable | |
421 | * @write: whether this register is writable | |
422 | * @vol: whether this register is volatile | |
423 | */ | |
424 | struct snd_soc_reg_access { | |
425 | u16 reg; | |
426 | u16 read; | |
427 | u16 write; | |
428 | u16 vol; | |
429 | }; | |
430 | ||
8a2cd618 MB |
431 | /** |
432 | * struct snd_soc_jack_pin - Describes a pin to update based on jack detection | |
433 | * | |
434 | * @pin: name of the pin to update | |
435 | * @mask: bits to check for in reported jack status | |
436 | * @invert: if non-zero then pin is enabled when status is not reported | |
437 | */ | |
438 | struct snd_soc_jack_pin { | |
439 | struct list_head list; | |
440 | const char *pin; | |
441 | int mask; | |
442 | bool invert; | |
443 | }; | |
444 | ||
fa9879ed VK |
445 | /** |
446 | * struct snd_soc_jack_zone - Describes voltage zones of jack detection | |
447 | * | |
448 | * @min_mv: start voltage in mv | |
449 | * @max_mv: end voltage in mv | |
450 | * @jack_type: type of jack that is expected for this voltage | |
451 | * @debounce_time: debounce_time for jack, codec driver should wait for this | |
452 | * duration before reading the adc for voltages | |
453 | * @:list: list container | |
454 | */ | |
455 | struct snd_soc_jack_zone { | |
456 | unsigned int min_mv; | |
457 | unsigned int max_mv; | |
458 | unsigned int jack_type; | |
459 | unsigned int debounce_time; | |
460 | struct list_head list; | |
461 | }; | |
462 | ||
ec67624d LCM |
463 | /** |
464 | * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection | |
465 | * | |
466 | * @gpio: gpio number | |
467 | * @name: gpio name | |
468 | * @report: value to report when jack detected | |
469 | * @invert: report presence in low state | |
470 | * @debouce_time: debouce time in ms | |
7887ab3a | 471 | * @wake: enable as wake source |
fadddc87 MB |
472 | * @jack_status_check: callback function which overrides the detection |
473 | * to provide more complex checks (eg, reading an | |
474 | * ADC). | |
ec67624d LCM |
475 | */ |
476 | #ifdef CONFIG_GPIOLIB | |
477 | struct snd_soc_jack_gpio { | |
478 | unsigned int gpio; | |
479 | const char *name; | |
480 | int report; | |
481 | int invert; | |
482 | int debounce_time; | |
7887ab3a MB |
483 | bool wake; |
484 | ||
ec67624d | 485 | struct snd_soc_jack *jack; |
4c14d78e | 486 | struct delayed_work work; |
c871a053 JS |
487 | |
488 | int (*jack_status_check)(void); | |
ec67624d LCM |
489 | }; |
490 | #endif | |
491 | ||
8a2cd618 MB |
492 | struct snd_soc_jack { |
493 | struct snd_jack *jack; | |
f0fba2ad | 494 | struct snd_soc_codec *codec; |
8a2cd618 MB |
495 | struct list_head pins; |
496 | int status; | |
d5021ec9 | 497 | struct blocking_notifier_head notifier; |
fa9879ed | 498 | struct list_head jack_zones; |
8a2cd618 MB |
499 | }; |
500 | ||
808db4a4 RP |
501 | /* SoC PCM stream information */ |
502 | struct snd_soc_pcm_stream { | |
f0fba2ad | 503 | const char *stream_name; |
1c433fbd GG |
504 | u64 formats; /* SNDRV_PCM_FMTBIT_* */ |
505 | unsigned int rates; /* SNDRV_PCM_RATE_* */ | |
808db4a4 RP |
506 | unsigned int rate_min; /* min rate */ |
507 | unsigned int rate_max; /* max rate */ | |
508 | unsigned int channels_min; /* min channels */ | |
509 | unsigned int channels_max; /* max channels */ | |
808db4a4 RP |
510 | }; |
511 | ||
512 | /* SoC audio ops */ | |
513 | struct snd_soc_ops { | |
514 | int (*startup)(struct snd_pcm_substream *); | |
515 | void (*shutdown)(struct snd_pcm_substream *); | |
516 | int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *); | |
517 | int (*hw_free)(struct snd_pcm_substream *); | |
518 | int (*prepare)(struct snd_pcm_substream *); | |
519 | int (*trigger)(struct snd_pcm_substream *, int); | |
520 | }; | |
521 | ||
7a30a3db DP |
522 | /* SoC cache ops */ |
523 | struct snd_soc_cache_ops { | |
0d735eaa | 524 | const char *name; |
7a30a3db DP |
525 | enum snd_soc_compress_type id; |
526 | int (*init)(struct snd_soc_codec *codec); | |
527 | int (*exit)(struct snd_soc_codec *codec); | |
528 | int (*read)(struct snd_soc_codec *codec, unsigned int reg, | |
529 | unsigned int *value); | |
530 | int (*write)(struct snd_soc_codec *codec, unsigned int reg, | |
531 | unsigned int value); | |
532 | int (*sync)(struct snd_soc_codec *codec); | |
533 | }; | |
534 | ||
f0fba2ad | 535 | /* SoC Audio Codec device */ |
808db4a4 | 536 | struct snd_soc_codec { |
f0fba2ad | 537 | const char *name; |
ead9b919 | 538 | const char *name_prefix; |
f0fba2ad | 539 | int id; |
0d0cf00a | 540 | struct device *dev; |
001ae4c0 | 541 | const struct snd_soc_codec_driver *driver; |
0d0cf00a | 542 | |
f0fba2ad LG |
543 | struct mutex mutex; |
544 | struct snd_soc_card *card; | |
0d0cf00a | 545 | struct list_head list; |
f0fba2ad LG |
546 | struct list_head card_list; |
547 | int num_dai; | |
23bbce34 | 548 | enum snd_soc_compress_type compress_type; |
aea170a0 | 549 | size_t reg_size; /* reg_cache_size * reg_word_size */ |
1500b7b5 DP |
550 | int (*volatile_register)(struct snd_soc_codec *, unsigned int); |
551 | int (*readable_register)(struct snd_soc_codec *, unsigned int); | |
8020454c | 552 | int (*writable_register)(struct snd_soc_codec *, unsigned int); |
808db4a4 RP |
553 | |
554 | /* runtime */ | |
808db4a4 RP |
555 | struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */ |
556 | unsigned int active; | |
dad8e7ae | 557 | unsigned int cache_bypass:1; /* Suppress access to the cache */ |
f0fba2ad LG |
558 | unsigned int suspended:1; /* Codec is in suspend PM state */ |
559 | unsigned int probed:1; /* Codec has been probed */ | |
560 | unsigned int ac97_registered:1; /* Codec has been AC97 registered */ | |
0562f788 | 561 | unsigned int ac97_created:1; /* Codec has been created by SoC */ |
f0fba2ad | 562 | unsigned int sysfs_registered:1; /* codec has been sysfs registered */ |
fdf0f54d | 563 | unsigned int cache_init:1; /* codec cache has been initialized */ |
aaee8ef1 MB |
564 | u32 cache_only; /* Suppress writes to hardware */ |
565 | u32 cache_sync; /* Cache needs to be synced to hardware */ | |
808db4a4 RP |
566 | |
567 | /* codec IO */ | |
568 | void *control_data; /* codec control (i2c/3wire) data */ | |
67850a89 | 569 | enum snd_soc_control_type control_type; |
808db4a4 | 570 | hw_write_t hw_write; |
afa2f106 | 571 | unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int); |
c3acec26 MB |
572 | unsigned int (*read)(struct snd_soc_codec *, unsigned int); |
573 | int (*write)(struct snd_soc_codec *, unsigned int, unsigned int); | |
5fb609d4 | 574 | int (*bulk_write_raw)(struct snd_soc_codec *, unsigned int, const void *, size_t); |
808db4a4 | 575 | void *reg_cache; |
3335ddca | 576 | const void *reg_def_copy; |
7a30a3db DP |
577 | const struct snd_soc_cache_ops *cache_ops; |
578 | struct mutex cache_rw_mutex; | |
be3ea3b9 | 579 | int val_bytes; |
a96ca338 | 580 | |
808db4a4 | 581 | /* dapm */ |
ce6120cc | 582 | struct snd_soc_dapm_context dapm; |
808db4a4 | 583 | |
384c89e2 | 584 | #ifdef CONFIG_DEBUG_FS |
88439ac7 | 585 | struct dentry *debugfs_codec_root; |
384c89e2 | 586 | struct dentry *debugfs_reg; |
79fb9387 | 587 | struct dentry *debugfs_dapm; |
384c89e2 | 588 | #endif |
808db4a4 RP |
589 | }; |
590 | ||
f0fba2ad LG |
591 | /* codec driver */ |
592 | struct snd_soc_codec_driver { | |
593 | ||
594 | /* driver ops */ | |
595 | int (*probe)(struct snd_soc_codec *); | |
596 | int (*remove)(struct snd_soc_codec *); | |
597 | int (*suspend)(struct snd_soc_codec *, | |
598 | pm_message_t state); | |
599 | int (*resume)(struct snd_soc_codec *); | |
600 | ||
b7af1daf MB |
601 | /* Default control and setup, added after probe() is run */ |
602 | const struct snd_kcontrol_new *controls; | |
603 | int num_controls; | |
89b95ac0 MB |
604 | const struct snd_soc_dapm_widget *dapm_widgets; |
605 | int num_dapm_widgets; | |
606 | const struct snd_soc_dapm_route *dapm_routes; | |
607 | int num_dapm_routes; | |
608 | ||
ec4ee52a MB |
609 | /* codec wide operations */ |
610 | int (*set_sysclk)(struct snd_soc_codec *codec, | |
da1c6ea6 | 611 | int clk_id, int source, unsigned int freq, int dir); |
ec4ee52a MB |
612 | int (*set_pll)(struct snd_soc_codec *codec, int pll_id, int source, |
613 | unsigned int freq_in, unsigned int freq_out); | |
614 | ||
f0fba2ad LG |
615 | /* codec IO */ |
616 | unsigned int (*read)(struct snd_soc_codec *, unsigned int); | |
617 | int (*write)(struct snd_soc_codec *, unsigned int, unsigned int); | |
618 | int (*display_register)(struct snd_soc_codec *, char *, | |
619 | size_t, unsigned int); | |
d4754ec9 DP |
620 | int (*volatile_register)(struct snd_soc_codec *, unsigned int); |
621 | int (*readable_register)(struct snd_soc_codec *, unsigned int); | |
8020454c | 622 | int (*writable_register)(struct snd_soc_codec *, unsigned int); |
4a8923ba | 623 | unsigned int reg_cache_size; |
f0fba2ad LG |
624 | short reg_cache_step; |
625 | short reg_word_size; | |
626 | const void *reg_cache_default; | |
066d16c3 DP |
627 | short reg_access_size; |
628 | const struct snd_soc_reg_access *reg_access_default; | |
7a30a3db | 629 | enum snd_soc_compress_type compress_type; |
f0fba2ad LG |
630 | |
631 | /* codec bias level */ | |
632 | int (*set_bias_level)(struct snd_soc_codec *, | |
633 | enum snd_soc_bias_level level); | |
33c5f969 | 634 | bool idle_bias_off; |
474b62d6 MB |
635 | |
636 | void (*seq_notifier)(struct snd_soc_dapm_context *, | |
f85a9e0d | 637 | enum snd_soc_dapm_type, int); |
0168bf0d | 638 | |
64a648c2 LG |
639 | /* codec stream completion event */ |
640 | int (*stream_event)(struct snd_soc_dapm_context *dapm, int event); | |
641 | ||
0168bf0d LG |
642 | /* probe ordering - for components with runtime dependencies */ |
643 | int probe_order; | |
644 | int remove_order; | |
808db4a4 RP |
645 | }; |
646 | ||
647 | /* SoC platform interface */ | |
f0fba2ad | 648 | struct snd_soc_platform_driver { |
808db4a4 | 649 | |
f0fba2ad LG |
650 | int (*probe)(struct snd_soc_platform *); |
651 | int (*remove)(struct snd_soc_platform *); | |
652 | int (*suspend)(struct snd_soc_dai *dai); | |
653 | int (*resume)(struct snd_soc_dai *dai); | |
808db4a4 RP |
654 | |
655 | /* pcm creation and destruction */ | |
552d1ef6 | 656 | int (*pcm_new)(struct snd_soc_pcm_runtime *); |
808db4a4 RP |
657 | void (*pcm_free)(struct snd_pcm *); |
658 | ||
cb2cf612 LG |
659 | /* Default control and setup, added after probe() is run */ |
660 | const struct snd_kcontrol_new *controls; | |
661 | int num_controls; | |
662 | const struct snd_soc_dapm_widget *dapm_widgets; | |
663 | int num_dapm_widgets; | |
664 | const struct snd_soc_dapm_route *dapm_routes; | |
665 | int num_dapm_routes; | |
666 | ||
258020d0 PU |
667 | /* |
668 | * For platform caused delay reporting. | |
669 | * Optional. | |
670 | */ | |
671 | snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *, | |
672 | struct snd_soc_dai *); | |
673 | ||
808db4a4 | 674 | /* platform stream ops */ |
f0fba2ad | 675 | struct snd_pcm_ops *ops; |
0168bf0d | 676 | |
64a648c2 LG |
677 | /* platform stream completion event */ |
678 | int (*stream_event)(struct snd_soc_dapm_context *dapm, int event); | |
679 | ||
0168bf0d LG |
680 | /* probe ordering - for components with runtime dependencies */ |
681 | int probe_order; | |
682 | int remove_order; | |
f1442bc1 LG |
683 | |
684 | /* platform IO - used for platform DAPM */ | |
685 | unsigned int (*read)(struct snd_soc_platform *, unsigned int); | |
686 | int (*write)(struct snd_soc_platform *, unsigned int, unsigned int); | |
808db4a4 RP |
687 | }; |
688 | ||
f0fba2ad LG |
689 | struct snd_soc_platform { |
690 | const char *name; | |
691 | int id; | |
692 | struct device *dev; | |
693 | struct snd_soc_platform_driver *driver; | |
808db4a4 | 694 | |
f0fba2ad LG |
695 | unsigned int suspended:1; /* platform is suspended */ |
696 | unsigned int probed:1; | |
1c433fbd | 697 | |
f0fba2ad LG |
698 | struct snd_soc_card *card; |
699 | struct list_head list; | |
700 | struct list_head card_list; | |
b7950641 LG |
701 | |
702 | struct snd_soc_dapm_context dapm; | |
f0fba2ad | 703 | }; |
808db4a4 | 704 | |
f0fba2ad LG |
705 | struct snd_soc_dai_link { |
706 | /* config - must be set by machine driver */ | |
707 | const char *name; /* Codec name */ | |
708 | const char *stream_name; /* Stream name */ | |
709 | const char *codec_name; /* for multi-codec */ | |
710 | const char *platform_name; /* for multi-platform */ | |
711 | const char *cpu_dai_name; | |
712 | const char *codec_dai_name; | |
4ccab3e7 | 713 | |
75d9ac46 MB |
714 | unsigned int dai_fmt; /* format to set on init */ |
715 | ||
3efab7dc MB |
716 | /* Keep DAI active over suspend */ |
717 | unsigned int ignore_suspend:1; | |
718 | ||
06f409d7 MB |
719 | /* Symmetry requirements */ |
720 | unsigned int symmetric_rates:1; | |
721 | ||
f0fba2ad LG |
722 | /* codec/machine specific init - e.g. add machine controls */ |
723 | int (*init)(struct snd_soc_pcm_runtime *rtd); | |
06f409d7 | 724 | |
f0fba2ad LG |
725 | /* machine stream operations */ |
726 | struct snd_soc_ops *ops; | |
808db4a4 RP |
727 | }; |
728 | ||
ff819b83 | 729 | struct snd_soc_codec_conf { |
ead9b919 | 730 | const char *dev_name; |
ff819b83 DP |
731 | |
732 | /* | |
733 | * optional map of kcontrol, widget and path name prefixes that are | |
734 | * associated per device | |
735 | */ | |
ead9b919 | 736 | const char *name_prefix; |
ff819b83 DP |
737 | |
738 | /* | |
739 | * set this to the desired compression type if you want to | |
740 | * override the one supplied in codec->driver->compress_type | |
741 | */ | |
742 | enum snd_soc_compress_type compress_type; | |
ead9b919 JN |
743 | }; |
744 | ||
2eea392d JN |
745 | struct snd_soc_aux_dev { |
746 | const char *name; /* Codec name */ | |
747 | const char *codec_name; /* for multi-codec */ | |
748 | ||
749 | /* codec/machine specific init - e.g. add machine controls */ | |
750 | int (*init)(struct snd_soc_dapm_context *dapm); | |
751 | }; | |
752 | ||
87506549 MB |
753 | /* SoC card */ |
754 | struct snd_soc_card { | |
f0fba2ad | 755 | const char *name; |
22de71ba LG |
756 | const char *long_name; |
757 | const char *driver_name; | |
c5af3a2e | 758 | struct device *dev; |
f0fba2ad LG |
759 | struct snd_card *snd_card; |
760 | struct module *owner; | |
c5af3a2e MB |
761 | |
762 | struct list_head list; | |
f0fba2ad | 763 | struct mutex mutex; |
c5af3a2e | 764 | |
f0fba2ad | 765 | bool instantiated; |
808db4a4 | 766 | |
e7361ec4 | 767 | int (*probe)(struct snd_soc_card *card); |
28e9ad92 | 768 | int (*late_probe)(struct snd_soc_card *card); |
e7361ec4 | 769 | int (*remove)(struct snd_soc_card *card); |
808db4a4 RP |
770 | |
771 | /* the pre and post PM functions are used to do any PM work before and | |
772 | * after the codec and DAI's do any PM work. */ | |
70b2ac12 MB |
773 | int (*suspend_pre)(struct snd_soc_card *card); |
774 | int (*suspend_post)(struct snd_soc_card *card); | |
775 | int (*resume_pre)(struct snd_soc_card *card); | |
776 | int (*resume_post)(struct snd_soc_card *card); | |
808db4a4 | 777 | |
0b4d221b | 778 | /* callbacks */ |
87506549 | 779 | int (*set_bias_level)(struct snd_soc_card *, |
d4c6005f | 780 | struct snd_soc_dapm_context *dapm, |
0be9898a | 781 | enum snd_soc_bias_level level); |
1badabd9 | 782 | int (*set_bias_level_post)(struct snd_soc_card *, |
d4c6005f | 783 | struct snd_soc_dapm_context *dapm, |
1badabd9 | 784 | enum snd_soc_bias_level level); |
0b4d221b | 785 | |
6c5f1fed | 786 | long pmdown_time; |
96dd3622 | 787 | |
808db4a4 RP |
788 | /* CPU <--> Codec DAI links */ |
789 | struct snd_soc_dai_link *dai_link; | |
790 | int num_links; | |
f0fba2ad LG |
791 | struct snd_soc_pcm_runtime *rtd; |
792 | int num_rtd; | |
6308419a | 793 | |
ff819b83 DP |
794 | /* optional codec specific configuration */ |
795 | struct snd_soc_codec_conf *codec_conf; | |
796 | int num_configs; | |
ead9b919 | 797 | |
2eea392d JN |
798 | /* |
799 | * optional auxiliary devices such as amplifiers or codecs with DAI | |
800 | * link unused | |
801 | */ | |
802 | struct snd_soc_aux_dev *aux_dev; | |
803 | int num_aux_devs; | |
804 | struct snd_soc_pcm_runtime *rtd_aux; | |
805 | int num_aux_rtd; | |
806 | ||
b7af1daf MB |
807 | const struct snd_kcontrol_new *controls; |
808 | int num_controls; | |
809 | ||
b8ad29de MB |
810 | /* |
811 | * Card-specific routes and widgets. | |
812 | */ | |
d06e48db | 813 | const struct snd_soc_dapm_widget *dapm_widgets; |
b8ad29de | 814 | int num_dapm_widgets; |
d06e48db | 815 | const struct snd_soc_dapm_route *dapm_routes; |
b8ad29de MB |
816 | int num_dapm_routes; |
817 | ||
6308419a | 818 | struct work_struct deferred_resume_work; |
f0fba2ad LG |
819 | |
820 | /* lists of probed devices belonging to this card */ | |
821 | struct list_head codec_dev_list; | |
822 | struct list_head platform_dev_list; | |
823 | struct list_head dai_dev_list; | |
a6052154 | 824 | |
97c866de | 825 | struct list_head widgets; |
8ddab3f5 | 826 | struct list_head paths; |
7be31be8 | 827 | struct list_head dapm_list; |
8ddab3f5 | 828 | |
e37a4970 MB |
829 | /* Generic DAPM context for the card */ |
830 | struct snd_soc_dapm_context dapm; | |
de02d078 | 831 | struct snd_soc_dapm_stats dapm_stats; |
e37a4970 | 832 | |
a6052154 JN |
833 | #ifdef CONFIG_DEBUG_FS |
834 | struct dentry *debugfs_card_root; | |
3a45b867 | 835 | struct dentry *debugfs_pop_time; |
a6052154 | 836 | #endif |
3a45b867 | 837 | u32 pop_time; |
dddf3e4c MB |
838 | |
839 | void *drvdata; | |
808db4a4 RP |
840 | }; |
841 | ||
f0fba2ad LG |
842 | /* SoC machine DAI configuration, glues a codec and cpu DAI together */ |
843 | struct snd_soc_pcm_runtime { | |
844 | struct device dev; | |
87506549 | 845 | struct snd_soc_card *card; |
f0fba2ad | 846 | struct snd_soc_dai_link *dai_link; |
b8c0dab9 LG |
847 | struct mutex pcm_mutex; |
848 | enum snd_soc_pcm_subclass pcm_subclass; | |
849 | struct snd_pcm_ops ops; | |
f0fba2ad LG |
850 | |
851 | unsigned int complete:1; | |
852 | unsigned int dev_registered:1; | |
808db4a4 | 853 | |
f0fba2ad LG |
854 | long pmdown_time; |
855 | ||
856 | /* runtime devices */ | |
857 | struct snd_pcm *pcm; | |
858 | struct snd_soc_codec *codec; | |
859 | struct snd_soc_platform *platform; | |
860 | struct snd_soc_dai *codec_dai; | |
861 | struct snd_soc_dai *cpu_dai; | |
862 | ||
863 | struct delayed_work delayed_work; | |
808db4a4 RP |
864 | }; |
865 | ||
4eaa9819 JS |
866 | /* mixer control */ |
867 | struct soc_mixer_control { | |
d11bb4a9 | 868 | int min, max, platform_max; |
815ecf8d | 869 | unsigned int reg, rreg, shift, rshift, invert; |
4eaa9819 JS |
870 | }; |
871 | ||
808db4a4 RP |
872 | /* enumerated kcontrol */ |
873 | struct soc_enum { | |
2e72f8e3 PU |
874 | unsigned short reg; |
875 | unsigned short reg2; | |
876 | unsigned char shift_l; | |
877 | unsigned char shift_r; | |
878 | unsigned int max; | |
879 | unsigned int mask; | |
87023ff7 | 880 | const char * const *texts; |
2e72f8e3 PU |
881 | const unsigned int *values; |
882 | void *dapm; | |
883 | }; | |
884 | ||
5c82f567 | 885 | /* codec IO */ |
c3753707 MB |
886 | unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg); |
887 | unsigned int snd_soc_write(struct snd_soc_codec *codec, | |
888 | unsigned int reg, unsigned int val); | |
5fb609d4 DP |
889 | unsigned int snd_soc_bulk_write_raw(struct snd_soc_codec *codec, |
890 | unsigned int reg, const void *data, size_t len); | |
5c82f567 | 891 | |
f0fba2ad LG |
892 | /* device driver data */ |
893 | ||
dddf3e4c MB |
894 | static inline void snd_soc_card_set_drvdata(struct snd_soc_card *card, |
895 | void *data) | |
896 | { | |
897 | card->drvdata = data; | |
898 | } | |
899 | ||
900 | static inline void *snd_soc_card_get_drvdata(struct snd_soc_card *card) | |
901 | { | |
902 | return card->drvdata; | |
903 | } | |
904 | ||
b2c812e2 | 905 | static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec, |
f0fba2ad | 906 | void *data) |
b2c812e2 | 907 | { |
f0fba2ad | 908 | dev_set_drvdata(codec->dev, data); |
b2c812e2 MB |
909 | } |
910 | ||
911 | static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec) | |
912 | { | |
f0fba2ad LG |
913 | return dev_get_drvdata(codec->dev); |
914 | } | |
915 | ||
916 | static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform, | |
917 | void *data) | |
918 | { | |
919 | dev_set_drvdata(platform->dev, data); | |
920 | } | |
921 | ||
922 | static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform) | |
923 | { | |
924 | return dev_get_drvdata(platform->dev); | |
925 | } | |
926 | ||
927 | static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd, | |
928 | void *data) | |
929 | { | |
930 | dev_set_drvdata(&rtd->dev, data); | |
931 | } | |
932 | ||
933 | static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd) | |
934 | { | |
935 | return dev_get_drvdata(&rtd->dev); | |
b2c812e2 MB |
936 | } |
937 | ||
4e10bda0 VK |
938 | static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card) |
939 | { | |
940 | INIT_LIST_HEAD(&card->dai_dev_list); | |
941 | INIT_LIST_HEAD(&card->codec_dev_list); | |
942 | INIT_LIST_HEAD(&card->platform_dev_list); | |
943 | INIT_LIST_HEAD(&card->widgets); | |
944 | INIT_LIST_HEAD(&card->paths); | |
945 | INIT_LIST_HEAD(&card->dapm_list); | |
946 | } | |
947 | ||
fb257897 MB |
948 | int snd_soc_util_init(void); |
949 | void snd_soc_util_exit(void); | |
950 | ||
a47cbe72 MB |
951 | #include <sound/soc-dai.h> |
952 | ||
faff4bb0 | 953 | #ifdef CONFIG_DEBUG_FS |
8a9dab1a | 954 | extern struct dentry *snd_soc_debugfs_root; |
faff4bb0 SW |
955 | #endif |
956 | ||
6f8ab4ac MB |
957 | extern const struct dev_pm_ops snd_soc_pm_ops; |
958 | ||
808db4a4 | 959 | #endif |