]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - include/sound/soc.h
ASoC: Add default snd_soc_default_writable_register() callback
[mirror_ubuntu-bionic-kernel.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
808db4a4
RP
22#include <sound/core.h>
23#include <sound/pcm.h>
24#include <sound/control.h>
25#include <sound/ac97_codec.h>
26
808db4a4
RP
27/*
28 * Convenience kcontrol builders
29 */
4eaa9819
JS
30#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
31 ((unsigned long)&(struct soc_mixer_control) \
762b8df7 32 {.reg = xreg, .shift = xshift, .rshift = xshift, .max = xmax, \
d11bb4a9 33 .platform_max = xmax, .invert = xinvert})
4eaa9819
JS
34#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
35 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 36 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 37#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
38{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
39 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
40 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
41 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
42#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
43{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
44 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
45 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
46 .tlv.p = (tlv_array), \
47 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
48 .put = snd_soc_put_volsw, \
49 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
4eaa9819 50#define SOC_DOUBLE(xname, xreg, shift_left, shift_right, xmax, xinvert) \
808db4a4
RP
51{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
52 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
53 .put = snd_soc_put_volsw, \
4eaa9819
JS
54 .private_value = (unsigned long)&(struct soc_mixer_control) \
55 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 56 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 57#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4
RP
58{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
59 .info = snd_soc_info_volsw_2r, \
60 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
61 .private_value = (unsigned long)&(struct soc_mixer_control) \
62 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 63 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 64#define SOC_DOUBLE_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
65{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
66 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
67 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
68 .tlv.p = (tlv_array), \
69 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
70 .put = snd_soc_put_volsw, \
4eaa9819
JS
71 .private_value = (unsigned long)&(struct soc_mixer_control) \
72 {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
d11bb4a9 73 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 74#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
75{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
76 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
77 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
78 .tlv.p = (tlv_array), \
79 .info = snd_soc_info_volsw_2r, \
80 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
81 .private_value = (unsigned long)&(struct soc_mixer_control) \
82 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 83 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 84#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
85{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
86 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
87 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
88 .tlv.p = (tlv_array), \
89 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
90 .put = snd_soc_put_volsw_s8, \
4eaa9819 91 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
92 {.reg = xreg, .min = xmin, .max = xmax, \
93 .platform_max = xmax} }
f8ba0b7b 94#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 95{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
96 .max = xmax, .texts = xtexts }
97#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
98 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
99#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
100{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
101#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
102{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
103 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
104#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
105 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
106#define SOC_ENUM(xname, xenum) \
107{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
108 .info = snd_soc_info_enum_double, \
109 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
110 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
111#define SOC_VALUE_ENUM(xname, xenum) \
112{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 113 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
114 .get = snd_soc_get_value_enum_double, \
115 .put = snd_soc_put_value_enum_double, \
116 .private_value = (unsigned long)&xenum }
f8ba0b7b 117#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
118 xhandler_get, xhandler_put) \
119{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 120 .info = snd_soc_info_volsw, \
808db4a4 121 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 122 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
7629ad24
DM
123#define SOC_DOUBLE_EXT(xname, xreg, shift_left, shift_right, xmax, xinvert,\
124 xhandler_get, xhandler_put) \
125{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
126 .info = snd_soc_info_volsw, \
127 .get = xhandler_get, .put = xhandler_put, \
128 .private_value = (unsigned long)&(struct soc_mixer_control) \
129 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 130 .max = xmax, .platform_max = xmax, .invert = xinvert} }
f8ba0b7b 131#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
132 xhandler_get, xhandler_put, tlv_array) \
133{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
134 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
135 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
136 .tlv.p = (tlv_array), \
137 .info = snd_soc_info_volsw, \
138 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 139 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
140#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
141 xhandler_get, xhandler_put, tlv_array) \
142{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
143 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
144 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
145 .tlv.p = (tlv_array), \
146 .info = snd_soc_info_volsw, \
147 .get = xhandler_get, .put = xhandler_put, \
148 .private_value = (unsigned long)&(struct soc_mixer_control) \
149 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 150 .max = xmax, .platform_max = xmax, .invert = xinvert} }
3ce91d5a
JS
151#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
152 xhandler_get, xhandler_put, tlv_array) \
153{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
154 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
155 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
156 .tlv.p = (tlv_array), \
157 .info = snd_soc_info_volsw_2r, \
158 .get = xhandler_get, .put = xhandler_put, \
159 .private_value = (unsigned long)&(struct soc_mixer_control) \
160 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 161 .max = xmax, .platform_max = xmax, .invert = xinvert} }
808db4a4
RP
162#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
163{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
164 .info = snd_soc_info_bool_ext, \
165 .get = xhandler_get, .put = xhandler_put, \
166 .private_value = xdata }
167#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
168{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
169 .info = snd_soc_info_enum_ext, \
170 .get = xhandler_get, .put = xhandler_put, \
171 .private_value = (unsigned long)&xenum }
172
b6f4bb38 173#define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\
174 xmin, xmax, tlv_array) \
175{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
176 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
177 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
178 .tlv.p = (tlv_array), \
179 .info = snd_soc_info_volsw_2r_sx, \
180 .get = snd_soc_get_volsw_2r_sx, \
181 .put = snd_soc_put_volsw_2r_sx, \
182 .private_value = (unsigned long)&(struct soc_mixer_control) \
183 {.reg = xreg_left, \
184 .rreg = xreg_right, .shift = xshift, \
185 .min = xmin, .max = xmax} }
186
187
6c2fb6a8
GL
188/*
189 * Simplified versions of above macros, declaring a struct and calculating
190 * ARRAY_SIZE internally
191 */
192#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
193 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
194 ARRAY_SIZE(xtexts), xtexts)
195#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
196 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
197#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
198 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
199#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
200 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
201 ARRAY_SIZE(xtexts), xtexts, xvalues)
202#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
203 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
204
0be9898a
MB
205/*
206 * Bias levels
207 *
208 * @ON: Bias is fully on for audio playback and capture operations.
209 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
210 * stream start and stop operations.
211 * @STANDBY: Low power standby state when no playback/capture operations are
212 * in progress. NOTE: The transition time between STANDBY and ON
213 * should be as fast as possible and no longer than 10ms.
214 * @OFF: Power Off. No restrictions on transition times.
215 */
216enum snd_soc_bias_level {
0be9898a 217 SND_SOC_BIAS_OFF,
4e485416
JN
218 SND_SOC_BIAS_STANDBY,
219 SND_SOC_BIAS_PREPARE,
220 SND_SOC_BIAS_ON,
0be9898a
MB
221};
222
8a2cd618
MB
223struct snd_jack;
224struct snd_soc_card;
808db4a4
RP
225struct snd_soc_pcm_stream;
226struct snd_soc_ops;
808db4a4 227struct snd_soc_pcm_runtime;
3c4b266f 228struct snd_soc_dai;
f0fba2ad 229struct snd_soc_dai_driver;
12a48a8c 230struct snd_soc_platform;
d273ebe7 231struct snd_soc_dai_link;
f0fba2ad 232struct snd_soc_platform_driver;
808db4a4 233struct snd_soc_codec;
f0fba2ad 234struct snd_soc_codec_driver;
808db4a4 235struct soc_enum;
8a2cd618 236struct snd_soc_jack;
fa9879ed 237struct snd_soc_jack_zone;
8a2cd618 238struct snd_soc_jack_pin;
7a30a3db 239struct snd_soc_cache_ops;
ce6120cc 240#include <sound/soc-dapm.h>
f0fba2ad 241
ec67624d
LCM
242#ifdef CONFIG_GPIOLIB
243struct snd_soc_jack_gpio;
244#endif
808db4a4
RP
245
246typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
247
248extern struct snd_ac97_bus_ops soc_ac97_ops;
249
7084a42b 250enum snd_soc_control_type {
67850a89 251 SND_SOC_CUSTOM = 1,
7084a42b
MB
252 SND_SOC_I2C,
253 SND_SOC_SPI,
254};
255
7a30a3db 256enum snd_soc_compress_type {
119bd789 257 SND_SOC_FLAT_COMPRESSION = 1,
a7f387d5
DP
258 SND_SOC_LZO_COMPRESSION,
259 SND_SOC_RBTREE_COMPRESSION
7a30a3db
DP
260};
261
ec4ee52a
MB
262int snd_soc_codec_set_sysclk(struct snd_soc_codec *codec, int clk_id,
263 unsigned int freq, int dir);
264int snd_soc_codec_set_pll(struct snd_soc_codec *codec, int pll_id, int source,
265 unsigned int freq_in, unsigned int freq_out);
266
70a7ca34
VK
267int snd_soc_register_card(struct snd_soc_card *card);
268int snd_soc_unregister_card(struct snd_soc_card *card);
6f8ab4ac
MB
269int snd_soc_suspend(struct device *dev);
270int snd_soc_resume(struct device *dev);
271int snd_soc_poweroff(struct device *dev);
f0fba2ad
LG
272int snd_soc_register_platform(struct device *dev,
273 struct snd_soc_platform_driver *platform_drv);
274void snd_soc_unregister_platform(struct device *dev);
275int snd_soc_register_codec(struct device *dev,
001ae4c0 276 const struct snd_soc_codec_driver *codec_drv,
f0fba2ad
LG
277 struct snd_soc_dai_driver *dai_drv, int num_dai);
278void snd_soc_unregister_codec(struct device *dev);
181e055e
MB
279int snd_soc_codec_volatile_register(struct snd_soc_codec *codec,
280 unsigned int reg);
17a52fd6 281int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
282 int addr_bits, int data_bits,
283 enum snd_soc_control_type control);
7a30a3db
DP
284int snd_soc_cache_sync(struct snd_soc_codec *codec);
285int snd_soc_cache_init(struct snd_soc_codec *codec);
286int snd_soc_cache_exit(struct snd_soc_codec *codec);
287int snd_soc_cache_write(struct snd_soc_codec *codec,
288 unsigned int reg, unsigned int value);
289int snd_soc_cache_read(struct snd_soc_codec *codec,
290 unsigned int reg, unsigned int *value);
066d16c3
DP
291int snd_soc_default_volatile_register(struct snd_soc_codec *codec,
292 unsigned int reg);
293int snd_soc_default_readable_register(struct snd_soc_codec *codec,
294 unsigned int reg);
8020454c
DP
295int snd_soc_default_writable_register(struct snd_soc_codec *codec,
296 unsigned int reg);
12a48a8c 297
7aae816d
MB
298/* Utility functions to get clock rates from various things */
299int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
300int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 301int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
302int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
303
808db4a4
RP
304/* set runtime hw params */
305int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
306 const struct snd_pcm_hardware *hw);
808db4a4 307
8a2cd618 308/* Jack reporting */
f0fba2ad 309int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
310 struct snd_soc_jack *jack);
311void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
312int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
313 struct snd_soc_jack_pin *pins);
d5021ec9
MB
314void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
315 struct notifier_block *nb);
316void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
317 struct notifier_block *nb);
fa9879ed
VK
318int snd_soc_jack_add_zones(struct snd_soc_jack *jack, int count,
319 struct snd_soc_jack_zone *zones);
320int snd_soc_jack_get_type(struct snd_soc_jack *jack, int micbias_voltage);
ec67624d
LCM
321#ifdef CONFIG_GPIOLIB
322int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
323 struct snd_soc_jack_gpio *gpios);
324void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
325 struct snd_soc_jack_gpio *gpios);
326#endif
8a2cd618 327
808db4a4
RP
328/* codec register bit access */
329int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 330 unsigned int mask, unsigned int value);
dd1b3d53
MB
331int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
332 unsigned short reg, unsigned int mask,
333 unsigned int value);
808db4a4 334int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 335 unsigned int mask, unsigned int value);
808db4a4
RP
336
337int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
338 struct snd_ac97_bus_ops *ops, int num);
339void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
340
341/*
342 *Controls
343 */
344struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
efb7ac3f
MB
345 void *data, char *long_name,
346 const char *prefix);
3e8e1952
IM
347int snd_soc_add_controls(struct snd_soc_codec *codec,
348 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
349int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
350 struct snd_ctl_elem_info *uinfo);
351int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
352 struct snd_ctl_elem_info *uinfo);
353int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
354 struct snd_ctl_elem_value *ucontrol);
355int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
356 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
357int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
358 struct snd_ctl_elem_value *ucontrol);
359int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
360 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
361int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
362 struct snd_ctl_elem_info *uinfo);
363int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
364 struct snd_ctl_elem_info *uinfo);
392abe9c 365#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
366int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
367 struct snd_ctl_elem_value *ucontrol);
368int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
369 struct snd_ctl_elem_value *ucontrol);
370int snd_soc_info_volsw_2r(struct snd_kcontrol *kcontrol,
371 struct snd_ctl_elem_info *uinfo);
372int snd_soc_get_volsw_2r(struct snd_kcontrol *kcontrol,
373 struct snd_ctl_elem_value *ucontrol);
374int snd_soc_put_volsw_2r(struct snd_kcontrol *kcontrol,
375 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
376int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
377 struct snd_ctl_elem_info *uinfo);
378int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
379 struct snd_ctl_elem_value *ucontrol);
380int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
381 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
382int snd_soc_limit_volume(struct snd_soc_codec *codec,
383 const char *name, int max);
b6f4bb38 384int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol,
385 struct snd_ctl_elem_info *uinfo);
386int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol,
387 struct snd_ctl_elem_value *ucontrol);
388int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol,
389 struct snd_ctl_elem_value *ucontrol);
808db4a4 390
066d16c3
DP
391/**
392 * struct snd_soc_reg_access - Describes whether a given register is
393 * readable, writable or volatile.
394 *
395 * @reg: the register number
396 * @read: whether this register is readable
397 * @write: whether this register is writable
398 * @vol: whether this register is volatile
399 */
400struct snd_soc_reg_access {
401 u16 reg;
402 u16 read;
403 u16 write;
404 u16 vol;
405};
406
8a2cd618
MB
407/**
408 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
409 *
410 * @pin: name of the pin to update
411 * @mask: bits to check for in reported jack status
412 * @invert: if non-zero then pin is enabled when status is not reported
413 */
414struct snd_soc_jack_pin {
415 struct list_head list;
416 const char *pin;
417 int mask;
418 bool invert;
419};
420
fa9879ed
VK
421/**
422 * struct snd_soc_jack_zone - Describes voltage zones of jack detection
423 *
424 * @min_mv: start voltage in mv
425 * @max_mv: end voltage in mv
426 * @jack_type: type of jack that is expected for this voltage
427 * @debounce_time: debounce_time for jack, codec driver should wait for this
428 * duration before reading the adc for voltages
429 * @:list: list container
430 */
431struct snd_soc_jack_zone {
432 unsigned int min_mv;
433 unsigned int max_mv;
434 unsigned int jack_type;
435 unsigned int debounce_time;
436 struct list_head list;
437};
438
ec67624d
LCM
439/**
440 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
441 *
442 * @gpio: gpio number
443 * @name: gpio name
444 * @report: value to report when jack detected
445 * @invert: report presence in low state
446 * @debouce_time: debouce time in ms
7887ab3a 447 * @wake: enable as wake source
fadddc87
MB
448 * @jack_status_check: callback function which overrides the detection
449 * to provide more complex checks (eg, reading an
450 * ADC).
ec67624d
LCM
451 */
452#ifdef CONFIG_GPIOLIB
453struct snd_soc_jack_gpio {
454 unsigned int gpio;
455 const char *name;
456 int report;
457 int invert;
458 int debounce_time;
7887ab3a
MB
459 bool wake;
460
ec67624d 461 struct snd_soc_jack *jack;
4c14d78e 462 struct delayed_work work;
c871a053
JS
463
464 int (*jack_status_check)(void);
ec67624d
LCM
465};
466#endif
467
8a2cd618
MB
468struct snd_soc_jack {
469 struct snd_jack *jack;
f0fba2ad 470 struct snd_soc_codec *codec;
8a2cd618
MB
471 struct list_head pins;
472 int status;
d5021ec9 473 struct blocking_notifier_head notifier;
fa9879ed 474 struct list_head jack_zones;
8a2cd618
MB
475};
476
808db4a4
RP
477/* SoC PCM stream information */
478struct snd_soc_pcm_stream {
f0fba2ad 479 const char *stream_name;
1c433fbd
GG
480 u64 formats; /* SNDRV_PCM_FMTBIT_* */
481 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
482 unsigned int rate_min; /* min rate */
483 unsigned int rate_max; /* max rate */
484 unsigned int channels_min; /* min channels */
485 unsigned int channels_max; /* max channels */
808db4a4
RP
486};
487
488/* SoC audio ops */
489struct snd_soc_ops {
490 int (*startup)(struct snd_pcm_substream *);
491 void (*shutdown)(struct snd_pcm_substream *);
492 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
493 int (*hw_free)(struct snd_pcm_substream *);
494 int (*prepare)(struct snd_pcm_substream *);
495 int (*trigger)(struct snd_pcm_substream *, int);
496};
497
7a30a3db
DP
498/* SoC cache ops */
499struct snd_soc_cache_ops {
0d735eaa 500 const char *name;
7a30a3db
DP
501 enum snd_soc_compress_type id;
502 int (*init)(struct snd_soc_codec *codec);
503 int (*exit)(struct snd_soc_codec *codec);
504 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
505 unsigned int *value);
506 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
507 unsigned int value);
508 int (*sync)(struct snd_soc_codec *codec);
509};
510
f0fba2ad 511/* SoC Audio Codec device */
808db4a4 512struct snd_soc_codec {
f0fba2ad 513 const char *name;
ead9b919 514 const char *name_prefix;
f0fba2ad 515 int id;
0d0cf00a 516 struct device *dev;
001ae4c0 517 const struct snd_soc_codec_driver *driver;
0d0cf00a 518
f0fba2ad
LG
519 struct mutex mutex;
520 struct snd_soc_card *card;
0d0cf00a 521 struct list_head list;
f0fba2ad
LG
522 struct list_head card_list;
523 int num_dai;
23bbce34 524 enum snd_soc_compress_type compress_type;
aea170a0 525 size_t reg_size; /* reg_cache_size * reg_word_size */
1500b7b5
DP
526 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
527 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 528 int (*writable_register)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
529
530 /* runtime */
808db4a4
RP
531 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
532 unsigned int active;
dad8e7ae 533 unsigned int cache_bypass:1; /* Suppress access to the cache */
f0fba2ad
LG
534 unsigned int suspended:1; /* Codec is in suspend PM state */
535 unsigned int probed:1; /* Codec has been probed */
536 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 537 unsigned int ac97_created:1; /* Codec has been created by SoC */
f0fba2ad 538 unsigned int sysfs_registered:1; /* codec has been sysfs registered */
fdf0f54d 539 unsigned int cache_init:1; /* codec cache has been initialized */
aaee8ef1
MB
540 u32 cache_only; /* Suppress writes to hardware */
541 u32 cache_sync; /* Cache needs to be synced to hardware */
808db4a4
RP
542
543 /* codec IO */
544 void *control_data; /* codec control (i2c/3wire) data */
67850a89 545 enum snd_soc_control_type control_type;
808db4a4 546 hw_write_t hw_write;
afa2f106 547 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
548 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
549 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
5fb609d4 550 int (*bulk_write_raw)(struct snd_soc_codec *, unsigned int, const void *, size_t);
808db4a4 551 void *reg_cache;
3335ddca 552 const void *reg_def_copy;
7a30a3db
DP
553 const struct snd_soc_cache_ops *cache_ops;
554 struct mutex cache_rw_mutex;
a96ca338 555
808db4a4 556 /* dapm */
ce6120cc 557 struct snd_soc_dapm_context dapm;
808db4a4 558
384c89e2 559#ifdef CONFIG_DEBUG_FS
88439ac7 560 struct dentry *debugfs_codec_root;
384c89e2 561 struct dentry *debugfs_reg;
79fb9387 562 struct dentry *debugfs_dapm;
384c89e2 563#endif
808db4a4
RP
564};
565
f0fba2ad
LG
566/* codec driver */
567struct snd_soc_codec_driver {
568
569 /* driver ops */
570 int (*probe)(struct snd_soc_codec *);
571 int (*remove)(struct snd_soc_codec *);
572 int (*suspend)(struct snd_soc_codec *,
573 pm_message_t state);
574 int (*resume)(struct snd_soc_codec *);
575
89b95ac0
MB
576 /* Default DAPM setup, added after probe() is run */
577 const struct snd_soc_dapm_widget *dapm_widgets;
578 int num_dapm_widgets;
579 const struct snd_soc_dapm_route *dapm_routes;
580 int num_dapm_routes;
581
ec4ee52a
MB
582 /* codec wide operations */
583 int (*set_sysclk)(struct snd_soc_codec *codec,
584 int clk_id, unsigned int freq, int dir);
585 int (*set_pll)(struct snd_soc_codec *codec, int pll_id, int source,
586 unsigned int freq_in, unsigned int freq_out);
587
f0fba2ad
LG
588 /* codec IO */
589 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
590 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
591 int (*display_register)(struct snd_soc_codec *, char *,
592 size_t, unsigned int);
d4754ec9
DP
593 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
594 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 595 int (*writable_register)(struct snd_soc_codec *, unsigned int);
f0fba2ad
LG
596 short reg_cache_size;
597 short reg_cache_step;
598 short reg_word_size;
599 const void *reg_cache_default;
066d16c3
DP
600 short reg_access_size;
601 const struct snd_soc_reg_access *reg_access_default;
7a30a3db 602 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
603
604 /* codec bias level */
605 int (*set_bias_level)(struct snd_soc_codec *,
606 enum snd_soc_bias_level level);
474b62d6
MB
607
608 void (*seq_notifier)(struct snd_soc_dapm_context *,
f85a9e0d 609 enum snd_soc_dapm_type, int);
808db4a4
RP
610};
611
612/* SoC platform interface */
f0fba2ad 613struct snd_soc_platform_driver {
808db4a4 614
f0fba2ad
LG
615 int (*probe)(struct snd_soc_platform *);
616 int (*remove)(struct snd_soc_platform *);
617 int (*suspend)(struct snd_soc_dai *dai);
618 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
619
620 /* pcm creation and destruction */
3c4b266f 621 int (*pcm_new)(struct snd_card *, struct snd_soc_dai *,
808db4a4
RP
622 struct snd_pcm *);
623 void (*pcm_free)(struct snd_pcm *);
624
258020d0
PU
625 /*
626 * For platform caused delay reporting.
627 * Optional.
628 */
629 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
630 struct snd_soc_dai *);
631
808db4a4 632 /* platform stream ops */
f0fba2ad 633 struct snd_pcm_ops *ops;
808db4a4
RP
634};
635
f0fba2ad
LG
636struct snd_soc_platform {
637 const char *name;
638 int id;
639 struct device *dev;
640 struct snd_soc_platform_driver *driver;
808db4a4 641
f0fba2ad
LG
642 unsigned int suspended:1; /* platform is suspended */
643 unsigned int probed:1;
1c433fbd 644
f0fba2ad
LG
645 struct snd_soc_card *card;
646 struct list_head list;
647 struct list_head card_list;
648};
808db4a4 649
f0fba2ad
LG
650struct snd_soc_dai_link {
651 /* config - must be set by machine driver */
652 const char *name; /* Codec name */
653 const char *stream_name; /* Stream name */
654 const char *codec_name; /* for multi-codec */
655 const char *platform_name; /* for multi-platform */
656 const char *cpu_dai_name;
657 const char *codec_dai_name;
4ccab3e7 658
3efab7dc
MB
659 /* Keep DAI active over suspend */
660 unsigned int ignore_suspend:1;
661
06f409d7
MB
662 /* Symmetry requirements */
663 unsigned int symmetric_rates:1;
664
f0fba2ad
LG
665 /* codec/machine specific init - e.g. add machine controls */
666 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 667
f0fba2ad
LG
668 /* machine stream operations */
669 struct snd_soc_ops *ops;
808db4a4
RP
670};
671
ff819b83 672struct snd_soc_codec_conf {
ead9b919 673 const char *dev_name;
ff819b83
DP
674
675 /*
676 * optional map of kcontrol, widget and path name prefixes that are
677 * associated per device
678 */
ead9b919 679 const char *name_prefix;
ff819b83
DP
680
681 /*
682 * set this to the desired compression type if you want to
683 * override the one supplied in codec->driver->compress_type
684 */
685 enum snd_soc_compress_type compress_type;
ead9b919
JN
686};
687
2eea392d
JN
688struct snd_soc_aux_dev {
689 const char *name; /* Codec name */
690 const char *codec_name; /* for multi-codec */
691
692 /* codec/machine specific init - e.g. add machine controls */
693 int (*init)(struct snd_soc_dapm_context *dapm);
694};
695
87506549
MB
696/* SoC card */
697struct snd_soc_card {
f0fba2ad 698 const char *name;
c5af3a2e 699 struct device *dev;
f0fba2ad
LG
700 struct snd_card *snd_card;
701 struct module *owner;
c5af3a2e
MB
702
703 struct list_head list;
f0fba2ad 704 struct mutex mutex;
c5af3a2e 705
f0fba2ad 706 bool instantiated;
808db4a4 707
e7361ec4 708 int (*probe)(struct snd_soc_card *card);
28e9ad92 709 int (*late_probe)(struct snd_soc_card *card);
e7361ec4 710 int (*remove)(struct snd_soc_card *card);
808db4a4
RP
711
712 /* the pre and post PM functions are used to do any PM work before and
713 * after the codec and DAI's do any PM work. */
70b2ac12
MB
714 int (*suspend_pre)(struct snd_soc_card *card);
715 int (*suspend_post)(struct snd_soc_card *card);
716 int (*resume_pre)(struct snd_soc_card *card);
717 int (*resume_post)(struct snd_soc_card *card);
808db4a4 718
0b4d221b 719 /* callbacks */
87506549 720 int (*set_bias_level)(struct snd_soc_card *,
0be9898a 721 enum snd_soc_bias_level level);
1badabd9
MB
722 int (*set_bias_level_post)(struct snd_soc_card *,
723 enum snd_soc_bias_level level);
0b4d221b 724
6c5f1fed 725 long pmdown_time;
96dd3622 726
808db4a4
RP
727 /* CPU <--> Codec DAI links */
728 struct snd_soc_dai_link *dai_link;
729 int num_links;
f0fba2ad
LG
730 struct snd_soc_pcm_runtime *rtd;
731 int num_rtd;
6308419a 732
ff819b83
DP
733 /* optional codec specific configuration */
734 struct snd_soc_codec_conf *codec_conf;
735 int num_configs;
ead9b919 736
2eea392d
JN
737 /*
738 * optional auxiliary devices such as amplifiers or codecs with DAI
739 * link unused
740 */
741 struct snd_soc_aux_dev *aux_dev;
742 int num_aux_devs;
743 struct snd_soc_pcm_runtime *rtd_aux;
744 int num_aux_rtd;
745
b8ad29de
MB
746 /*
747 * Card-specific routes and widgets.
748 */
749 struct snd_soc_dapm_widget *dapm_widgets;
750 int num_dapm_widgets;
751 struct snd_soc_dapm_route *dapm_routes;
752 int num_dapm_routes;
753
6308419a 754 struct work_struct deferred_resume_work;
f0fba2ad
LG
755
756 /* lists of probed devices belonging to this card */
757 struct list_head codec_dev_list;
758 struct list_head platform_dev_list;
759 struct list_head dai_dev_list;
a6052154 760
97c866de 761 struct list_head widgets;
8ddab3f5 762 struct list_head paths;
7be31be8 763 struct list_head dapm_list;
8ddab3f5 764
e37a4970
MB
765 /* Generic DAPM context for the card */
766 struct snd_soc_dapm_context dapm;
767
a6052154
JN
768#ifdef CONFIG_DEBUG_FS
769 struct dentry *debugfs_card_root;
3a45b867 770 struct dentry *debugfs_pop_time;
a6052154 771#endif
3a45b867 772 u32 pop_time;
dddf3e4c
MB
773
774 void *drvdata;
808db4a4
RP
775};
776
f0fba2ad
LG
777/* SoC machine DAI configuration, glues a codec and cpu DAI together */
778struct snd_soc_pcm_runtime {
779 struct device dev;
87506549 780 struct snd_soc_card *card;
f0fba2ad
LG
781 struct snd_soc_dai_link *dai_link;
782
783 unsigned int complete:1;
784 unsigned int dev_registered:1;
808db4a4 785
f0fba2ad
LG
786 /* Symmetry data - only valid if symmetry is being enforced */
787 unsigned int rate;
788 long pmdown_time;
789
790 /* runtime devices */
791 struct snd_pcm *pcm;
792 struct snd_soc_codec *codec;
793 struct snd_soc_platform *platform;
794 struct snd_soc_dai *codec_dai;
795 struct snd_soc_dai *cpu_dai;
796
797 struct delayed_work delayed_work;
808db4a4
RP
798};
799
4eaa9819
JS
800/* mixer control */
801struct soc_mixer_control {
d11bb4a9 802 int min, max, platform_max;
815ecf8d 803 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
804};
805
808db4a4
RP
806/* enumerated kcontrol */
807struct soc_enum {
2e72f8e3
PU
808 unsigned short reg;
809 unsigned short reg2;
810 unsigned char shift_l;
811 unsigned char shift_r;
812 unsigned int max;
813 unsigned int mask;
814 const char **texts;
815 const unsigned int *values;
816 void *dapm;
817};
818
5c82f567 819/* codec IO */
c3753707
MB
820unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
821unsigned int snd_soc_write(struct snd_soc_codec *codec,
822 unsigned int reg, unsigned int val);
5fb609d4
DP
823unsigned int snd_soc_bulk_write_raw(struct snd_soc_codec *codec,
824 unsigned int reg, const void *data, size_t len);
5c82f567 825
f0fba2ad
LG
826/* device driver data */
827
dddf3e4c
MB
828static inline void snd_soc_card_set_drvdata(struct snd_soc_card *card,
829 void *data)
830{
831 card->drvdata = data;
832}
833
834static inline void *snd_soc_card_get_drvdata(struct snd_soc_card *card)
835{
836 return card->drvdata;
837}
838
b2c812e2 839static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 840 void *data)
b2c812e2 841{
f0fba2ad 842 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
843}
844
845static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
846{
f0fba2ad
LG
847 return dev_get_drvdata(codec->dev);
848}
849
850static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
851 void *data)
852{
853 dev_set_drvdata(platform->dev, data);
854}
855
856static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
857{
858 return dev_get_drvdata(platform->dev);
859}
860
861static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
862 void *data)
863{
864 dev_set_drvdata(&rtd->dev, data);
865}
866
867static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
868{
869 return dev_get_drvdata(&rtd->dev);
b2c812e2
MB
870}
871
4e10bda0
VK
872static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card)
873{
874 INIT_LIST_HEAD(&card->dai_dev_list);
875 INIT_LIST_HEAD(&card->codec_dev_list);
876 INIT_LIST_HEAD(&card->platform_dev_list);
877 INIT_LIST_HEAD(&card->widgets);
878 INIT_LIST_HEAD(&card->paths);
879 INIT_LIST_HEAD(&card->dapm_list);
880}
881
a47cbe72
MB
882#include <sound/soc-dai.h>
883
faff4bb0 884#ifdef CONFIG_DEBUG_FS
8a9dab1a 885extern struct dentry *snd_soc_debugfs_root;
faff4bb0
SW
886#endif
887
6f8ab4ac
MB
888extern const struct dev_pm_ops snd_soc_pm_ops;
889
808db4a4 890#endif