]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - include/sound/soc.h
Merge branch 'for-2.6.38' into for-2.6.39
[mirror_ubuntu-artful-kernel.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
808db4a4
RP
22#include <sound/core.h>
23#include <sound/pcm.h>
24#include <sound/control.h>
25#include <sound/ac97_codec.h>
26
808db4a4
RP
27/*
28 * Convenience kcontrol builders
29 */
4eaa9819
JS
30#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
31 ((unsigned long)&(struct soc_mixer_control) \
762b8df7 32 {.reg = xreg, .shift = xshift, .rshift = xshift, .max = xmax, \
d11bb4a9 33 .platform_max = xmax, .invert = xinvert})
4eaa9819
JS
34#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
35 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 36 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 37#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
38{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
39 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
40 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
41 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
42#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
43{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
44 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
45 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
46 .tlv.p = (tlv_array), \
47 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
48 .put = snd_soc_put_volsw, \
49 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
4eaa9819 50#define SOC_DOUBLE(xname, xreg, shift_left, shift_right, xmax, xinvert) \
808db4a4
RP
51{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
52 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
53 .put = snd_soc_put_volsw, \
4eaa9819
JS
54 .private_value = (unsigned long)&(struct soc_mixer_control) \
55 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 56 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 57#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4
RP
58{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
59 .info = snd_soc_info_volsw_2r, \
60 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
61 .private_value = (unsigned long)&(struct soc_mixer_control) \
62 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 63 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 64#define SOC_DOUBLE_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
65{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
66 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
67 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
68 .tlv.p = (tlv_array), \
69 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
70 .put = snd_soc_put_volsw, \
4eaa9819
JS
71 .private_value = (unsigned long)&(struct soc_mixer_control) \
72 {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
d11bb4a9 73 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 74#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
75{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
76 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
77 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
78 .tlv.p = (tlv_array), \
79 .info = snd_soc_info_volsw_2r, \
80 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
81 .private_value = (unsigned long)&(struct soc_mixer_control) \
82 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 83 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 84#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
85{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
86 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
87 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
88 .tlv.p = (tlv_array), \
89 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
90 .put = snd_soc_put_volsw_s8, \
4eaa9819 91 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
92 {.reg = xreg, .min = xmin, .max = xmax, \
93 .platform_max = xmax} }
f8ba0b7b 94#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 95{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
96 .max = xmax, .texts = xtexts }
97#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
98 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
99#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
100{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
101#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
102{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
103 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
104#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
105 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
106#define SOC_ENUM(xname, xenum) \
107{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
108 .info = snd_soc_info_enum_double, \
109 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
110 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
111#define SOC_VALUE_ENUM(xname, xenum) \
112{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 113 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
114 .get = snd_soc_get_value_enum_double, \
115 .put = snd_soc_put_value_enum_double, \
116 .private_value = (unsigned long)&xenum }
f8ba0b7b 117#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
118 xhandler_get, xhandler_put) \
119{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 120 .info = snd_soc_info_volsw, \
808db4a4 121 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 122 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
7629ad24
DM
123#define SOC_DOUBLE_EXT(xname, xreg, shift_left, shift_right, xmax, xinvert,\
124 xhandler_get, xhandler_put) \
125{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
126 .info = snd_soc_info_volsw, \
127 .get = xhandler_get, .put = xhandler_put, \
128 .private_value = (unsigned long)&(struct soc_mixer_control) \
129 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 130 .max = xmax, .platform_max = xmax, .invert = xinvert} }
f8ba0b7b 131#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
132 xhandler_get, xhandler_put, tlv_array) \
133{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
134 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
135 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
136 .tlv.p = (tlv_array), \
137 .info = snd_soc_info_volsw, \
138 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 139 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
140#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
141 xhandler_get, xhandler_put, tlv_array) \
142{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
143 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
144 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
145 .tlv.p = (tlv_array), \
146 .info = snd_soc_info_volsw, \
147 .get = xhandler_get, .put = xhandler_put, \
148 .private_value = (unsigned long)&(struct soc_mixer_control) \
149 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 150 .max = xmax, .platform_max = xmax, .invert = xinvert} }
3ce91d5a
JS
151#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
152 xhandler_get, xhandler_put, tlv_array) \
153{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
154 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
155 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
156 .tlv.p = (tlv_array), \
157 .info = snd_soc_info_volsw_2r, \
158 .get = xhandler_get, .put = xhandler_put, \
159 .private_value = (unsigned long)&(struct soc_mixer_control) \
160 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 161 .max = xmax, .platform_max = xmax, .invert = xinvert} }
808db4a4
RP
162#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
163{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
164 .info = snd_soc_info_bool_ext, \
165 .get = xhandler_get, .put = xhandler_put, \
166 .private_value = xdata }
167#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
168{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
169 .info = snd_soc_info_enum_ext, \
170 .get = xhandler_get, .put = xhandler_put, \
171 .private_value = (unsigned long)&xenum }
172
b6f4bb38 173#define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\
174 xmin, xmax, tlv_array) \
175{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
176 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
177 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
178 .tlv.p = (tlv_array), \
179 .info = snd_soc_info_volsw_2r_sx, \
180 .get = snd_soc_get_volsw_2r_sx, \
181 .put = snd_soc_put_volsw_2r_sx, \
182 .private_value = (unsigned long)&(struct soc_mixer_control) \
183 {.reg = xreg_left, \
184 .rreg = xreg_right, .shift = xshift, \
185 .min = xmin, .max = xmax} }
186
187
6c2fb6a8
GL
188/*
189 * Simplified versions of above macros, declaring a struct and calculating
190 * ARRAY_SIZE internally
191 */
192#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
193 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
194 ARRAY_SIZE(xtexts), xtexts)
195#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
196 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
197#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
198 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
199#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
200 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
201 ARRAY_SIZE(xtexts), xtexts, xvalues)
202#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
203 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
204
0be9898a
MB
205/*
206 * Bias levels
207 *
208 * @ON: Bias is fully on for audio playback and capture operations.
209 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
210 * stream start and stop operations.
211 * @STANDBY: Low power standby state when no playback/capture operations are
212 * in progress. NOTE: The transition time between STANDBY and ON
213 * should be as fast as possible and no longer than 10ms.
214 * @OFF: Power Off. No restrictions on transition times.
215 */
216enum snd_soc_bias_level {
0be9898a 217 SND_SOC_BIAS_OFF,
4e485416
JN
218 SND_SOC_BIAS_STANDBY,
219 SND_SOC_BIAS_PREPARE,
220 SND_SOC_BIAS_ON,
0be9898a
MB
221};
222
8a2cd618
MB
223struct snd_jack;
224struct snd_soc_card;
808db4a4
RP
225struct snd_soc_pcm_stream;
226struct snd_soc_ops;
808db4a4 227struct snd_soc_pcm_runtime;
3c4b266f 228struct snd_soc_dai;
f0fba2ad 229struct snd_soc_dai_driver;
12a48a8c 230struct snd_soc_platform;
d273ebe7 231struct snd_soc_dai_link;
f0fba2ad 232struct snd_soc_platform_driver;
808db4a4 233struct snd_soc_codec;
f0fba2ad 234struct snd_soc_codec_driver;
808db4a4 235struct soc_enum;
8a2cd618
MB
236struct snd_soc_jack;
237struct snd_soc_jack_pin;
7a30a3db 238struct snd_soc_cache_ops;
ce6120cc 239#include <sound/soc-dapm.h>
f0fba2ad 240
ec67624d
LCM
241#ifdef CONFIG_GPIOLIB
242struct snd_soc_jack_gpio;
243#endif
808db4a4
RP
244
245typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
246
247extern struct snd_ac97_bus_ops soc_ac97_ops;
248
7084a42b
MB
249enum snd_soc_control_type {
250 SND_SOC_CUSTOM,
251 SND_SOC_I2C,
252 SND_SOC_SPI,
253};
254
7a30a3db 255enum snd_soc_compress_type {
119bd789 256 SND_SOC_FLAT_COMPRESSION = 1,
a7f387d5
DP
257 SND_SOC_LZO_COMPRESSION,
258 SND_SOC_RBTREE_COMPRESSION
7a30a3db
DP
259};
260
70a7ca34
VK
261int snd_soc_register_card(struct snd_soc_card *card);
262int snd_soc_unregister_card(struct snd_soc_card *card);
6f8ab4ac
MB
263int snd_soc_suspend(struct device *dev);
264int snd_soc_resume(struct device *dev);
265int snd_soc_poweroff(struct device *dev);
f0fba2ad
LG
266int snd_soc_register_platform(struct device *dev,
267 struct snd_soc_platform_driver *platform_drv);
268void snd_soc_unregister_platform(struct device *dev);
269int snd_soc_register_codec(struct device *dev,
001ae4c0 270 const struct snd_soc_codec_driver *codec_drv,
f0fba2ad
LG
271 struct snd_soc_dai_driver *dai_drv, int num_dai);
272void snd_soc_unregister_codec(struct device *dev);
181e055e
MB
273int snd_soc_codec_volatile_register(struct snd_soc_codec *codec,
274 unsigned int reg);
17a52fd6 275int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
276 int addr_bits, int data_bits,
277 enum snd_soc_control_type control);
7a30a3db
DP
278int snd_soc_cache_sync(struct snd_soc_codec *codec);
279int snd_soc_cache_init(struct snd_soc_codec *codec);
280int snd_soc_cache_exit(struct snd_soc_codec *codec);
281int snd_soc_cache_write(struct snd_soc_codec *codec,
282 unsigned int reg, unsigned int value);
283int snd_soc_cache_read(struct snd_soc_codec *codec,
284 unsigned int reg, unsigned int *value);
066d16c3
DP
285int snd_soc_default_volatile_register(struct snd_soc_codec *codec,
286 unsigned int reg);
287int snd_soc_default_readable_register(struct snd_soc_codec *codec,
288 unsigned int reg);
12a48a8c 289
7aae816d
MB
290/* Utility functions to get clock rates from various things */
291int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
292int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 293int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
294int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
295
808db4a4
RP
296/* set runtime hw params */
297int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
298 const struct snd_pcm_hardware *hw);
808db4a4 299
8a2cd618 300/* Jack reporting */
f0fba2ad 301int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
302 struct snd_soc_jack *jack);
303void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
304int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
305 struct snd_soc_jack_pin *pins);
d5021ec9
MB
306void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
307 struct notifier_block *nb);
308void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
309 struct notifier_block *nb);
ec67624d
LCM
310#ifdef CONFIG_GPIOLIB
311int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
312 struct snd_soc_jack_gpio *gpios);
313void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
314 struct snd_soc_jack_gpio *gpios);
315#endif
8a2cd618 316
808db4a4
RP
317/* codec register bit access */
318int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 319 unsigned int mask, unsigned int value);
dd1b3d53
MB
320int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
321 unsigned short reg, unsigned int mask,
322 unsigned int value);
808db4a4 323int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 324 unsigned int mask, unsigned int value);
808db4a4
RP
325
326int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
327 struct snd_ac97_bus_ops *ops, int num);
328void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
329
330/*
331 *Controls
332 */
333struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
334 void *data, char *long_name);
3e8e1952
IM
335int snd_soc_add_controls(struct snd_soc_codec *codec,
336 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
337int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
338 struct snd_ctl_elem_info *uinfo);
339int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
340 struct snd_ctl_elem_info *uinfo);
341int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
342 struct snd_ctl_elem_value *ucontrol);
343int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
344 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
345int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
346 struct snd_ctl_elem_value *ucontrol);
347int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
348 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
349int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
350 struct snd_ctl_elem_info *uinfo);
351int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
352 struct snd_ctl_elem_info *uinfo);
392abe9c 353#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
354int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
355 struct snd_ctl_elem_value *ucontrol);
356int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
357 struct snd_ctl_elem_value *ucontrol);
358int snd_soc_info_volsw_2r(struct snd_kcontrol *kcontrol,
359 struct snd_ctl_elem_info *uinfo);
360int snd_soc_get_volsw_2r(struct snd_kcontrol *kcontrol,
361 struct snd_ctl_elem_value *ucontrol);
362int snd_soc_put_volsw_2r(struct snd_kcontrol *kcontrol,
363 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
364int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
365 struct snd_ctl_elem_info *uinfo);
366int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
367 struct snd_ctl_elem_value *ucontrol);
368int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
369 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
370int snd_soc_limit_volume(struct snd_soc_codec *codec,
371 const char *name, int max);
b6f4bb38 372int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol,
373 struct snd_ctl_elem_info *uinfo);
374int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol,
375 struct snd_ctl_elem_value *ucontrol);
376int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol,
377 struct snd_ctl_elem_value *ucontrol);
808db4a4 378
066d16c3
DP
379/**
380 * struct snd_soc_reg_access - Describes whether a given register is
381 * readable, writable or volatile.
382 *
383 * @reg: the register number
384 * @read: whether this register is readable
385 * @write: whether this register is writable
386 * @vol: whether this register is volatile
387 */
388struct snd_soc_reg_access {
389 u16 reg;
390 u16 read;
391 u16 write;
392 u16 vol;
393};
394
8a2cd618
MB
395/**
396 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
397 *
398 * @pin: name of the pin to update
399 * @mask: bits to check for in reported jack status
400 * @invert: if non-zero then pin is enabled when status is not reported
401 */
402struct snd_soc_jack_pin {
403 struct list_head list;
404 const char *pin;
405 int mask;
406 bool invert;
407};
408
ec67624d
LCM
409/**
410 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
411 *
412 * @gpio: gpio number
413 * @name: gpio name
414 * @report: value to report when jack detected
415 * @invert: report presence in low state
416 * @debouce_time: debouce time in ms
417 */
418#ifdef CONFIG_GPIOLIB
419struct snd_soc_jack_gpio {
420 unsigned int gpio;
421 const char *name;
422 int report;
423 int invert;
424 int debounce_time;
425 struct snd_soc_jack *jack;
4c14d78e 426 struct delayed_work work;
c871a053
JS
427
428 int (*jack_status_check)(void);
ec67624d
LCM
429};
430#endif
431
8a2cd618
MB
432struct snd_soc_jack {
433 struct snd_jack *jack;
f0fba2ad 434 struct snd_soc_codec *codec;
8a2cd618
MB
435 struct list_head pins;
436 int status;
d5021ec9 437 struct blocking_notifier_head notifier;
8a2cd618
MB
438};
439
808db4a4
RP
440/* SoC PCM stream information */
441struct snd_soc_pcm_stream {
f0fba2ad 442 const char *stream_name;
1c433fbd
GG
443 u64 formats; /* SNDRV_PCM_FMTBIT_* */
444 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
445 unsigned int rate_min; /* min rate */
446 unsigned int rate_max; /* max rate */
447 unsigned int channels_min; /* min channels */
448 unsigned int channels_max; /* max channels */
808db4a4
RP
449};
450
451/* SoC audio ops */
452struct snd_soc_ops {
453 int (*startup)(struct snd_pcm_substream *);
454 void (*shutdown)(struct snd_pcm_substream *);
455 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
456 int (*hw_free)(struct snd_pcm_substream *);
457 int (*prepare)(struct snd_pcm_substream *);
458 int (*trigger)(struct snd_pcm_substream *, int);
459};
460
7a30a3db
DP
461/* SoC cache ops */
462struct snd_soc_cache_ops {
0d735eaa 463 const char *name;
7a30a3db
DP
464 enum snd_soc_compress_type id;
465 int (*init)(struct snd_soc_codec *codec);
466 int (*exit)(struct snd_soc_codec *codec);
467 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
468 unsigned int *value);
469 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
470 unsigned int value);
471 int (*sync)(struct snd_soc_codec *codec);
472};
473
f0fba2ad 474/* SoC Audio Codec device */
808db4a4 475struct snd_soc_codec {
f0fba2ad 476 const char *name;
ead9b919 477 const char *name_prefix;
f0fba2ad 478 int id;
0d0cf00a 479 struct device *dev;
001ae4c0 480 const struct snd_soc_codec_driver *driver;
0d0cf00a 481
f0fba2ad
LG
482 struct mutex mutex;
483 struct snd_soc_card *card;
0d0cf00a 484 struct list_head list;
f0fba2ad
LG
485 struct list_head card_list;
486 int num_dai;
23bbce34 487 enum snd_soc_compress_type compress_type;
aea170a0 488 size_t reg_size; /* reg_cache_size * reg_word_size */
1500b7b5
DP
489 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
490 int (*readable_register)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
491
492 /* runtime */
808db4a4
RP
493 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
494 unsigned int active;
dad8e7ae 495 unsigned int cache_bypass:1; /* Suppress access to the cache */
f0fba2ad
LG
496 unsigned int suspended:1; /* Codec is in suspend PM state */
497 unsigned int probed:1; /* Codec has been probed */
498 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 499 unsigned int ac97_created:1; /* Codec has been created by SoC */
f0fba2ad 500 unsigned int sysfs_registered:1; /* codec has been sysfs registered */
fdf0f54d 501 unsigned int cache_init:1; /* codec cache has been initialized */
aaee8ef1
MB
502 u32 cache_only; /* Suppress writes to hardware */
503 u32 cache_sync; /* Cache needs to be synced to hardware */
808db4a4
RP
504
505 /* codec IO */
506 void *control_data; /* codec control (i2c/3wire) data */
808db4a4 507 hw_write_t hw_write;
afa2f106 508 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
509 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
510 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
808db4a4 511 void *reg_cache;
3335ddca 512 const void *reg_def_copy;
7a30a3db
DP
513 const struct snd_soc_cache_ops *cache_ops;
514 struct mutex cache_rw_mutex;
a96ca338 515
808db4a4 516 /* dapm */
ce6120cc 517 struct snd_soc_dapm_context dapm;
808db4a4 518
384c89e2 519#ifdef CONFIG_DEBUG_FS
88439ac7 520 struct dentry *debugfs_codec_root;
384c89e2 521 struct dentry *debugfs_reg;
79fb9387 522 struct dentry *debugfs_dapm;
384c89e2 523#endif
808db4a4
RP
524};
525
f0fba2ad
LG
526/* codec driver */
527struct snd_soc_codec_driver {
528
529 /* driver ops */
530 int (*probe)(struct snd_soc_codec *);
531 int (*remove)(struct snd_soc_codec *);
532 int (*suspend)(struct snd_soc_codec *,
533 pm_message_t state);
534 int (*resume)(struct snd_soc_codec *);
535
536 /* codec IO */
537 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
538 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
539 int (*display_register)(struct snd_soc_codec *, char *,
540 size_t, unsigned int);
d4754ec9
DP
541 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
542 int (*readable_register)(struct snd_soc_codec *, unsigned int);
f0fba2ad
LG
543 short reg_cache_size;
544 short reg_cache_step;
545 short reg_word_size;
546 const void *reg_cache_default;
066d16c3
DP
547 short reg_access_size;
548 const struct snd_soc_reg_access *reg_access_default;
7a30a3db 549 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
550
551 /* codec bias level */
552 int (*set_bias_level)(struct snd_soc_codec *,
553 enum snd_soc_bias_level level);
474b62d6
MB
554
555 void (*seq_notifier)(struct snd_soc_dapm_context *,
f85a9e0d 556 enum snd_soc_dapm_type, int);
808db4a4
RP
557};
558
559/* SoC platform interface */
f0fba2ad 560struct snd_soc_platform_driver {
808db4a4 561
f0fba2ad
LG
562 int (*probe)(struct snd_soc_platform *);
563 int (*remove)(struct snd_soc_platform *);
564 int (*suspend)(struct snd_soc_dai *dai);
565 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
566
567 /* pcm creation and destruction */
3c4b266f 568 int (*pcm_new)(struct snd_card *, struct snd_soc_dai *,
808db4a4
RP
569 struct snd_pcm *);
570 void (*pcm_free)(struct snd_pcm *);
571
258020d0
PU
572 /*
573 * For platform caused delay reporting.
574 * Optional.
575 */
576 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
577 struct snd_soc_dai *);
578
808db4a4 579 /* platform stream ops */
f0fba2ad 580 struct snd_pcm_ops *ops;
808db4a4
RP
581};
582
f0fba2ad
LG
583struct snd_soc_platform {
584 const char *name;
585 int id;
586 struct device *dev;
587 struct snd_soc_platform_driver *driver;
808db4a4 588
f0fba2ad
LG
589 unsigned int suspended:1; /* platform is suspended */
590 unsigned int probed:1;
1c433fbd 591
f0fba2ad
LG
592 struct snd_soc_card *card;
593 struct list_head list;
594 struct list_head card_list;
595};
808db4a4 596
f0fba2ad
LG
597struct snd_soc_dai_link {
598 /* config - must be set by machine driver */
599 const char *name; /* Codec name */
600 const char *stream_name; /* Stream name */
601 const char *codec_name; /* for multi-codec */
602 const char *platform_name; /* for multi-platform */
603 const char *cpu_dai_name;
604 const char *codec_dai_name;
4ccab3e7 605
3efab7dc
MB
606 /* Keep DAI active over suspend */
607 unsigned int ignore_suspend:1;
608
06f409d7
MB
609 /* Symmetry requirements */
610 unsigned int symmetric_rates:1;
611
f0fba2ad
LG
612 /* codec/machine specific init - e.g. add machine controls */
613 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 614
f0fba2ad
LG
615 /* machine stream operations */
616 struct snd_soc_ops *ops;
808db4a4
RP
617};
618
ff819b83 619struct snd_soc_codec_conf {
ead9b919 620 const char *dev_name;
ff819b83
DP
621
622 /*
623 * optional map of kcontrol, widget and path name prefixes that are
624 * associated per device
625 */
ead9b919 626 const char *name_prefix;
ff819b83
DP
627
628 /*
629 * set this to the desired compression type if you want to
630 * override the one supplied in codec->driver->compress_type
631 */
632 enum snd_soc_compress_type compress_type;
ead9b919
JN
633};
634
2eea392d
JN
635struct snd_soc_aux_dev {
636 const char *name; /* Codec name */
637 const char *codec_name; /* for multi-codec */
638
639 /* codec/machine specific init - e.g. add machine controls */
640 int (*init)(struct snd_soc_dapm_context *dapm);
641};
642
87506549
MB
643/* SoC card */
644struct snd_soc_card {
f0fba2ad 645 const char *name;
c5af3a2e 646 struct device *dev;
f0fba2ad
LG
647 struct snd_card *snd_card;
648 struct module *owner;
c5af3a2e
MB
649
650 struct list_head list;
f0fba2ad 651 struct mutex mutex;
c5af3a2e 652
f0fba2ad 653 bool instantiated;
808db4a4 654
e7361ec4
MB
655 int (*probe)(struct snd_soc_card *card);
656 int (*remove)(struct snd_soc_card *card);
808db4a4
RP
657
658 /* the pre and post PM functions are used to do any PM work before and
659 * after the codec and DAI's do any PM work. */
70b2ac12
MB
660 int (*suspend_pre)(struct snd_soc_card *card);
661 int (*suspend_post)(struct snd_soc_card *card);
662 int (*resume_pre)(struct snd_soc_card *card);
663 int (*resume_post)(struct snd_soc_card *card);
808db4a4 664
0b4d221b 665 /* callbacks */
87506549 666 int (*set_bias_level)(struct snd_soc_card *,
0be9898a 667 enum snd_soc_bias_level level);
1badabd9
MB
668 int (*set_bias_level_post)(struct snd_soc_card *,
669 enum snd_soc_bias_level level);
0b4d221b 670
6c5f1fed 671 long pmdown_time;
96dd3622 672
808db4a4
RP
673 /* CPU <--> Codec DAI links */
674 struct snd_soc_dai_link *dai_link;
675 int num_links;
f0fba2ad
LG
676 struct snd_soc_pcm_runtime *rtd;
677 int num_rtd;
6308419a 678
ff819b83
DP
679 /* optional codec specific configuration */
680 struct snd_soc_codec_conf *codec_conf;
681 int num_configs;
ead9b919 682
2eea392d
JN
683 /*
684 * optional auxiliary devices such as amplifiers or codecs with DAI
685 * link unused
686 */
687 struct snd_soc_aux_dev *aux_dev;
688 int num_aux_devs;
689 struct snd_soc_pcm_runtime *rtd_aux;
690 int num_aux_rtd;
691
6308419a 692 struct work_struct deferred_resume_work;
f0fba2ad
LG
693
694 /* lists of probed devices belonging to this card */
695 struct list_head codec_dev_list;
696 struct list_head platform_dev_list;
697 struct list_head dai_dev_list;
a6052154 698
97c866de 699 struct list_head widgets;
8ddab3f5 700 struct list_head paths;
7be31be8 701 struct list_head dapm_list;
8ddab3f5 702
a6052154
JN
703#ifdef CONFIG_DEBUG_FS
704 struct dentry *debugfs_card_root;
3a45b867 705 struct dentry *debugfs_pop_time;
a6052154 706#endif
3a45b867 707 u32 pop_time;
dddf3e4c
MB
708
709 void *drvdata;
808db4a4
RP
710};
711
f0fba2ad
LG
712/* SoC machine DAI configuration, glues a codec and cpu DAI together */
713struct snd_soc_pcm_runtime {
714 struct device dev;
87506549 715 struct snd_soc_card *card;
f0fba2ad
LG
716 struct snd_soc_dai_link *dai_link;
717
718 unsigned int complete:1;
719 unsigned int dev_registered:1;
808db4a4 720
f0fba2ad
LG
721 /* Symmetry data - only valid if symmetry is being enforced */
722 unsigned int rate;
723 long pmdown_time;
724
725 /* runtime devices */
726 struct snd_pcm *pcm;
727 struct snd_soc_codec *codec;
728 struct snd_soc_platform *platform;
729 struct snd_soc_dai *codec_dai;
730 struct snd_soc_dai *cpu_dai;
731
732 struct delayed_work delayed_work;
808db4a4
RP
733};
734
4eaa9819
JS
735/* mixer control */
736struct soc_mixer_control {
d11bb4a9 737 int min, max, platform_max;
815ecf8d 738 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
739};
740
808db4a4
RP
741/* enumerated kcontrol */
742struct soc_enum {
2e72f8e3
PU
743 unsigned short reg;
744 unsigned short reg2;
745 unsigned char shift_l;
746 unsigned char shift_r;
747 unsigned int max;
748 unsigned int mask;
749 const char **texts;
750 const unsigned int *values;
751 void *dapm;
752};
753
5c82f567 754/* codec IO */
c3753707
MB
755unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
756unsigned int snd_soc_write(struct snd_soc_codec *codec,
757 unsigned int reg, unsigned int val);
5c82f567 758
f0fba2ad
LG
759/* device driver data */
760
dddf3e4c
MB
761static inline void snd_soc_card_set_drvdata(struct snd_soc_card *card,
762 void *data)
763{
764 card->drvdata = data;
765}
766
767static inline void *snd_soc_card_get_drvdata(struct snd_soc_card *card)
768{
769 return card->drvdata;
770}
771
b2c812e2 772static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 773 void *data)
b2c812e2 774{
f0fba2ad 775 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
776}
777
778static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
779{
f0fba2ad
LG
780 return dev_get_drvdata(codec->dev);
781}
782
783static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
784 void *data)
785{
786 dev_set_drvdata(platform->dev, data);
787}
788
789static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
790{
791 return dev_get_drvdata(platform->dev);
792}
793
794static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
795 void *data)
796{
797 dev_set_drvdata(&rtd->dev, data);
798}
799
800static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
801{
802 return dev_get_drvdata(&rtd->dev);
b2c812e2
MB
803}
804
4e10bda0
VK
805static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card)
806{
807 INIT_LIST_HEAD(&card->dai_dev_list);
808 INIT_LIST_HEAD(&card->codec_dev_list);
809 INIT_LIST_HEAD(&card->platform_dev_list);
810 INIT_LIST_HEAD(&card->widgets);
811 INIT_LIST_HEAD(&card->paths);
812 INIT_LIST_HEAD(&card->dapm_list);
813}
814
a47cbe72
MB
815#include <sound/soc-dai.h>
816
faff4bb0 817#ifdef CONFIG_DEBUG_FS
8a9dab1a 818extern struct dentry *snd_soc_debugfs_root;
faff4bb0
SW
819#endif
820
6f8ab4ac
MB
821extern const struct dev_pm_ops snd_soc_pm_ops;
822
808db4a4 823#endif