]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - include/sound/soc.h
ASoC: snd_soc_codec includes snd_soc_component
[mirror_ubuntu-artful-kernel.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
be3ea3b9 22#include <linux/regmap.h>
86767b7d 23#include <linux/log2.h>
808db4a4
RP
24#include <sound/core.h>
25#include <sound/pcm.h>
49681077 26#include <sound/compress_driver.h>
808db4a4
RP
27#include <sound/control.h>
28#include <sound/ac97_codec.h>
29
808db4a4
RP
30/*
31 * Convenience kcontrol builders
32 */
57295073 33#define SOC_DOUBLE_VALUE(xreg, shift_left, shift_right, xmax, xinvert, xautodisable) \
4eaa9819 34 ((unsigned long)&(struct soc_mixer_control) \
30d86ba4
PU
35 {.reg = xreg, .rreg = xreg, .shift = shift_left, \
36 .rshift = shift_right, .max = xmax, .platform_max = xmax, \
57295073
LPC
37 .invert = xinvert, .autodisable = xautodisable})
38#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert, xautodisable) \
39 SOC_DOUBLE_VALUE(xreg, xshift, xshift, xmax, xinvert, xautodisable)
4eaa9819
JS
40#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
41 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 42 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
cdffa775
PU
43#define SOC_DOUBLE_R_VALUE(xlreg, xrreg, xshift, xmax, xinvert) \
44 ((unsigned long)&(struct soc_mixer_control) \
45 {.reg = xlreg, .rreg = xrreg, .shift = xshift, .rshift = xshift, \
46 .max = xmax, .platform_max = xmax, .invert = xinvert})
229e3fdc
MB
47#define SOC_DOUBLE_R_RANGE_VALUE(xlreg, xrreg, xshift, xmin, xmax, xinvert) \
48 ((unsigned long)&(struct soc_mixer_control) \
49 {.reg = xlreg, .rreg = xrreg, .shift = xshift, .rshift = xshift, \
50 .min = xmin, .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 51#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
52{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
53 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
54 .put = snd_soc_put_volsw, \
57295073 55 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert, 0) }
6c9d8cf6
AT
56#define SOC_SINGLE_RANGE(xname, xreg, xshift, xmin, xmax, xinvert) \
57{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
58 .info = snd_soc_info_volsw_range, .get = snd_soc_get_volsw_range, \
59 .put = snd_soc_put_volsw_range, \
60 .private_value = (unsigned long)&(struct soc_mixer_control) \
9bde4f0b
MB
61 {.reg = xreg, .rreg = xreg, .shift = xshift, \
62 .rshift = xshift, .min = xmin, .max = xmax, \
63 .platform_max = xmax, .invert = xinvert} }
a7a4ac86
PZ
64#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
65{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
66 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
67 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
68 .tlv.p = (tlv_array), \
69 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
70 .put = snd_soc_put_volsw, \
57295073 71 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert, 0) }
1d99f243
BA
72#define SOC_SINGLE_SX_TLV(xname, xreg, xshift, xmin, xmax, tlv_array) \
73{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
74 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
75 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
76 .tlv.p = (tlv_array),\
77 .info = snd_soc_info_volsw, \
78 .get = snd_soc_get_volsw_sx,\
79 .put = snd_soc_put_volsw_sx, \
80 .private_value = (unsigned long)&(struct soc_mixer_control) \
81 {.reg = xreg, .rreg = xreg, \
82 .shift = xshift, .rshift = xshift, \
83 .max = xmax, .min = xmin} }
6c9d8cf6
AT
84#define SOC_SINGLE_RANGE_TLV(xname, xreg, xshift, xmin, xmax, xinvert, tlv_array) \
85{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
86 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
87 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
88 .tlv.p = (tlv_array), \
89 .info = snd_soc_info_volsw_range, \
90 .get = snd_soc_get_volsw_range, .put = snd_soc_put_volsw_range, \
91 .private_value = (unsigned long)&(struct soc_mixer_control) \
9bde4f0b
MB
92 {.reg = xreg, .rreg = xreg, .shift = xshift, \
93 .rshift = xshift, .min = xmin, .max = xmax, \
94 .platform_max = xmax, .invert = xinvert} }
460acbec 95#define SOC_DOUBLE(xname, reg, shift_left, shift_right, max, invert) \
808db4a4
RP
96{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
97 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
98 .put = snd_soc_put_volsw, \
460acbec 99 .private_value = SOC_DOUBLE_VALUE(reg, shift_left, shift_right, \
57295073 100 max, invert, 0) }
4eaa9819 101#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4 102{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
e8f5a103 103 .info = snd_soc_info_volsw, \
974815ba 104 .get = snd_soc_get_volsw, .put = snd_soc_put_volsw, \
cdffa775
PU
105 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
106 xmax, xinvert) }
229e3fdc
MB
107#define SOC_DOUBLE_R_RANGE(xname, reg_left, reg_right, xshift, xmin, \
108 xmax, xinvert) \
109{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
110 .info = snd_soc_info_volsw_range, \
111 .get = snd_soc_get_volsw_range, .put = snd_soc_put_volsw_range, \
112 .private_value = SOC_DOUBLE_R_RANGE_VALUE(reg_left, reg_right, \
113 xshift, xmin, xmax, xinvert) }
460acbec 114#define SOC_DOUBLE_TLV(xname, reg, shift_left, shift_right, max, invert, tlv_array) \
a7a4ac86
PZ
115{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
116 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
117 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
118 .tlv.p = (tlv_array), \
119 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
120 .put = snd_soc_put_volsw, \
460acbec 121 .private_value = SOC_DOUBLE_VALUE(reg, shift_left, shift_right, \
57295073 122 max, invert, 0) }
4eaa9819 123#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
124{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
125 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
126 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
127 .tlv.p = (tlv_array), \
e8f5a103 128 .info = snd_soc_info_volsw, \
974815ba 129 .get = snd_soc_get_volsw, .put = snd_soc_put_volsw, \
cdffa775
PU
130 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
131 xmax, xinvert) }
229e3fdc
MB
132#define SOC_DOUBLE_R_RANGE_TLV(xname, reg_left, reg_right, xshift, xmin, \
133 xmax, xinvert, tlv_array) \
134{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
135 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
136 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
137 .tlv.p = (tlv_array), \
138 .info = snd_soc_info_volsw_range, \
139 .get = snd_soc_get_volsw_range, .put = snd_soc_put_volsw_range, \
140 .private_value = SOC_DOUBLE_R_RANGE_VALUE(reg_left, reg_right, \
141 xshift, xmin, xmax, xinvert) }
1d99f243
BA
142#define SOC_DOUBLE_R_SX_TLV(xname, xreg, xrreg, xshift, xmin, xmax, tlv_array) \
143{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
144 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
145 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
146 .tlv.p = (tlv_array), \
147 .info = snd_soc_info_volsw, \
148 .get = snd_soc_get_volsw_sx, \
149 .put = snd_soc_put_volsw_sx, \
150 .private_value = (unsigned long)&(struct soc_mixer_control) \
151 {.reg = xreg, .rreg = xrreg, \
152 .shift = xshift, .rshift = xshift, \
153 .max = xmax, .min = xmin} }
4eaa9819 154#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
155{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
156 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
157 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
158 .tlv.p = (tlv_array), \
159 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
160 .put = snd_soc_put_volsw_s8, \
4eaa9819 161 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
162 {.reg = xreg, .min = xmin, .max = xmax, \
163 .platform_max = xmax} }
f8ba0b7b 164#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 165{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
86767b7d
LPC
166 .max = xmax, .texts = xtexts, \
167 .mask = xmax ? roundup_pow_of_two(xmax) - 1 : 0}
f8ba0b7b
JS
168#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
169 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
170#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
171{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
172#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
173{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
174 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
175#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
176 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
177#define SOC_ENUM(xname, xenum) \
178{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
179 .info = snd_soc_info_enum_double, \
180 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
181 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
182#define SOC_VALUE_ENUM(xname, xenum) \
183{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 184 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
185 .get = snd_soc_get_value_enum_double, \
186 .put = snd_soc_put_value_enum_double, \
187 .private_value = (unsigned long)&xenum }
f8ba0b7b 188#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
189 xhandler_get, xhandler_put) \
190{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 191 .info = snd_soc_info_volsw, \
808db4a4 192 .get = xhandler_get, .put = xhandler_put, \
57295073 193 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert, 0) }
460acbec 194#define SOC_DOUBLE_EXT(xname, reg, shift_left, shift_right, max, invert,\
7629ad24
DM
195 xhandler_get, xhandler_put) \
196{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
197 .info = snd_soc_info_volsw, \
198 .get = xhandler_get, .put = xhandler_put, \
460acbec 199 .private_value = \
57295073 200 SOC_DOUBLE_VALUE(reg, shift_left, shift_right, max, invert, 0) }
f8ba0b7b 201#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
202 xhandler_get, xhandler_put, tlv_array) \
203{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
204 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
205 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
206 .tlv.p = (tlv_array), \
207 .info = snd_soc_info_volsw, \
208 .get = xhandler_get, .put = xhandler_put, \
57295073 209 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert, 0) }
d0af93db
JS
210#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
211 xhandler_get, xhandler_put, tlv_array) \
212{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
213 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
214 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
215 .tlv.p = (tlv_array), \
216 .info = snd_soc_info_volsw, \
217 .get = xhandler_get, .put = xhandler_put, \
460acbec 218 .private_value = SOC_DOUBLE_VALUE(xreg, shift_left, shift_right, \
57295073 219 xmax, xinvert, 0) }
3ce91d5a
JS
220#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
221 xhandler_get, xhandler_put, tlv_array) \
222{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
223 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
224 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
225 .tlv.p = (tlv_array), \
e8f5a103 226 .info = snd_soc_info_volsw, \
3ce91d5a 227 .get = xhandler_get, .put = xhandler_put, \
cdffa775
PU
228 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
229 xmax, xinvert) }
808db4a4
RP
230#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
231{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
232 .info = snd_soc_info_bool_ext, \
233 .get = xhandler_get, .put = xhandler_put, \
234 .private_value = xdata }
235#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
236{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
9a953e6f 237 .info = snd_soc_info_enum_double, \
808db4a4
RP
238 .get = xhandler_get, .put = xhandler_put, \
239 .private_value = (unsigned long)&xenum }
240
71d08516
MB
241#define SND_SOC_BYTES(xname, xbase, xregs) \
242{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
243 .info = snd_soc_bytes_info, .get = snd_soc_bytes_get, \
244 .put = snd_soc_bytes_put, .private_value = \
245 ((unsigned long)&(struct soc_bytes) \
246 {.base = xbase, .num_regs = xregs }) }
b6f4bb38 247
f831b055
MB
248#define SND_SOC_BYTES_MASK(xname, xbase, xregs, xmask) \
249{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
250 .info = snd_soc_bytes_info, .get = snd_soc_bytes_get, \
251 .put = snd_soc_bytes_put, .private_value = \
252 ((unsigned long)&(struct soc_bytes) \
253 {.base = xbase, .num_regs = xregs, \
254 .mask = xmask }) }
255
4183eed2
KK
256#define SOC_SINGLE_XR_SX(xname, xregbase, xregcount, xnbits, \
257 xmin, xmax, xinvert) \
258{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
259 .info = snd_soc_info_xr_sx, .get = snd_soc_get_xr_sx, \
260 .put = snd_soc_put_xr_sx, \
261 .private_value = (unsigned long)&(struct soc_mreg_control) \
262 {.regbase = xregbase, .regcount = xregcount, .nbits = xnbits, \
263 .invert = xinvert, .min = xmin, .max = xmax} }
264
dd7b10b3
KK
265#define SOC_SINGLE_STROBE(xname, xreg, xshift, xinvert) \
266 SOC_SINGLE_EXT(xname, xreg, xshift, 1, xinvert, \
267 snd_soc_get_strobe, snd_soc_put_strobe)
268
6c2fb6a8
GL
269/*
270 * Simplified versions of above macros, declaring a struct and calculating
271 * ARRAY_SIZE internally
272 */
273#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
274 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
275 ARRAY_SIZE(xtexts), xtexts)
276#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
277 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
278#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
279 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
280#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
281 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
282 ARRAY_SIZE(xtexts), xtexts, xvalues)
283#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
284 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
285
0168bf0d
LG
286/*
287 * Component probe and remove ordering levels for components with runtime
288 * dependencies.
289 */
290#define SND_SOC_COMP_ORDER_FIRST -2
291#define SND_SOC_COMP_ORDER_EARLY -1
292#define SND_SOC_COMP_ORDER_NORMAL 0
293#define SND_SOC_COMP_ORDER_LATE 1
294#define SND_SOC_COMP_ORDER_LAST 2
295
0be9898a
MB
296/*
297 * Bias levels
298 *
299 * @ON: Bias is fully on for audio playback and capture operations.
300 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
301 * stream start and stop operations.
302 * @STANDBY: Low power standby state when no playback/capture operations are
303 * in progress. NOTE: The transition time between STANDBY and ON
304 * should be as fast as possible and no longer than 10ms.
305 * @OFF: Power Off. No restrictions on transition times.
306 */
307enum snd_soc_bias_level {
56fba41f
MB
308 SND_SOC_BIAS_OFF = 0,
309 SND_SOC_BIAS_STANDBY = 1,
310 SND_SOC_BIAS_PREPARE = 2,
311 SND_SOC_BIAS_ON = 3,
0be9898a
MB
312};
313
5a504963 314struct device_node;
8a2cd618
MB
315struct snd_jack;
316struct snd_soc_card;
808db4a4
RP
317struct snd_soc_pcm_stream;
318struct snd_soc_ops;
808db4a4 319struct snd_soc_pcm_runtime;
3c4b266f 320struct snd_soc_dai;
f0fba2ad 321struct snd_soc_dai_driver;
12a48a8c 322struct snd_soc_platform;
d273ebe7 323struct snd_soc_dai_link;
f0fba2ad 324struct snd_soc_platform_driver;
808db4a4 325struct snd_soc_codec;
f0fba2ad 326struct snd_soc_codec_driver;
030e79f6
KM
327struct snd_soc_component;
328struct snd_soc_component_driver;
808db4a4 329struct soc_enum;
8a2cd618 330struct snd_soc_jack;
fa9879ed 331struct snd_soc_jack_zone;
8a2cd618 332struct snd_soc_jack_pin;
7a30a3db 333struct snd_soc_cache_ops;
ce6120cc 334#include <sound/soc-dapm.h>
01d7584c 335#include <sound/soc-dpcm.h>
f0fba2ad 336
ec67624d
LCM
337#ifdef CONFIG_GPIOLIB
338struct snd_soc_jack_gpio;
339#endif
808db4a4
RP
340
341typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4 342
b047e1cc 343extern struct snd_ac97_bus_ops *soc_ac97_ops;
808db4a4 344
7084a42b 345enum snd_soc_control_type {
e9c03905 346 SND_SOC_I2C = 1,
7084a42b 347 SND_SOC_SPI,
0671da18 348 SND_SOC_REGMAP,
7084a42b
MB
349};
350
7a30a3db 351enum snd_soc_compress_type {
119bd789 352 SND_SOC_FLAT_COMPRESSION = 1,
7a30a3db
DP
353};
354
b8c0dab9
LG
355enum snd_soc_pcm_subclass {
356 SND_SOC_PCM_CLASS_PCM = 0,
357 SND_SOC_PCM_CLASS_BE = 1,
358};
359
01b9d99a 360enum snd_soc_card_subclass {
6874a918
LG
361 SND_SOC_CARD_CLASS_INIT = 0,
362 SND_SOC_CARD_CLASS_RUNTIME = 1,
01b9d99a
LG
363};
364
ec4ee52a 365int snd_soc_codec_set_sysclk(struct snd_soc_codec *codec, int clk_id,
da1c6ea6 366 int source, unsigned int freq, int dir);
ec4ee52a
MB
367int snd_soc_codec_set_pll(struct snd_soc_codec *codec, int pll_id, int source,
368 unsigned int freq_in, unsigned int freq_out);
369
70a7ca34
VK
370int snd_soc_register_card(struct snd_soc_card *card);
371int snd_soc_unregister_card(struct snd_soc_card *card);
6f8ab4ac
MB
372int snd_soc_suspend(struct device *dev);
373int snd_soc_resume(struct device *dev);
374int snd_soc_poweroff(struct device *dev);
f0fba2ad 375int snd_soc_register_platform(struct device *dev,
d79e57db 376 const struct snd_soc_platform_driver *platform_drv);
f0fba2ad 377void snd_soc_unregister_platform(struct device *dev);
71a45cda
LPC
378int snd_soc_add_platform(struct device *dev, struct snd_soc_platform *platform,
379 const struct snd_soc_platform_driver *platform_drv);
380void snd_soc_remove_platform(struct snd_soc_platform *platform);
381struct snd_soc_platform *snd_soc_lookup_platform(struct device *dev);
f0fba2ad 382int snd_soc_register_codec(struct device *dev,
001ae4c0 383 const struct snd_soc_codec_driver *codec_drv,
f0fba2ad
LG
384 struct snd_soc_dai_driver *dai_drv, int num_dai);
385void snd_soc_unregister_codec(struct device *dev);
030e79f6
KM
386int snd_soc_register_component(struct device *dev,
387 const struct snd_soc_component_driver *cmpnt_drv,
388 struct snd_soc_dai_driver *dai_drv, int num_dai);
389void snd_soc_unregister_component(struct device *dev);
181e055e
MB
390int snd_soc_codec_volatile_register(struct snd_soc_codec *codec,
391 unsigned int reg);
239c9706
DP
392int snd_soc_codec_readable_register(struct snd_soc_codec *codec,
393 unsigned int reg);
394int snd_soc_codec_writable_register(struct snd_soc_codec *codec,
395 unsigned int reg);
17a52fd6 396int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
397 int addr_bits, int data_bits,
398 enum snd_soc_control_type control);
7a30a3db
DP
399int snd_soc_cache_sync(struct snd_soc_codec *codec);
400int snd_soc_cache_init(struct snd_soc_codec *codec);
401int snd_soc_cache_exit(struct snd_soc_codec *codec);
402int snd_soc_cache_write(struct snd_soc_codec *codec,
403 unsigned int reg, unsigned int value);
404int snd_soc_cache_read(struct snd_soc_codec *codec,
405 unsigned int reg, unsigned int *value);
066d16c3
DP
406int snd_soc_default_volatile_register(struct snd_soc_codec *codec,
407 unsigned int reg);
408int snd_soc_default_readable_register(struct snd_soc_codec *codec,
409 unsigned int reg);
8020454c
DP
410int snd_soc_default_writable_register(struct snd_soc_codec *codec,
411 unsigned int reg);
f1442bc1
LG
412int snd_soc_platform_read(struct snd_soc_platform *platform,
413 unsigned int reg);
414int snd_soc_platform_write(struct snd_soc_platform *platform,
415 unsigned int reg, unsigned int val);
354a2142 416int soc_new_pcm(struct snd_soc_pcm_runtime *rtd, int num);
49681077 417int soc_new_compress(struct snd_soc_pcm_runtime *rtd, int num);
12a48a8c 418
47c88fff
LG
419struct snd_pcm_substream *snd_soc_get_dai_substream(struct snd_soc_card *card,
420 const char *dai_link, int stream);
421struct snd_soc_pcm_runtime *snd_soc_get_pcm_runtime(struct snd_soc_card *card,
422 const char *dai_link);
423
7aae816d
MB
424/* Utility functions to get clock rates from various things */
425int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
426int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 427int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
428int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
429
808db4a4
RP
430/* set runtime hw params */
431int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
432 const struct snd_pcm_hardware *hw);
808db4a4 433
07bf84aa
LG
434int snd_soc_platform_trigger(struct snd_pcm_substream *substream,
435 int cmd, struct snd_soc_platform *platform);
436
8a2cd618 437/* Jack reporting */
f0fba2ad 438int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
439 struct snd_soc_jack *jack);
440void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
441int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
442 struct snd_soc_jack_pin *pins);
d5021ec9
MB
443void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
444 struct notifier_block *nb);
445void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
446 struct notifier_block *nb);
fa9879ed
VK
447int snd_soc_jack_add_zones(struct snd_soc_jack *jack, int count,
448 struct snd_soc_jack_zone *zones);
449int snd_soc_jack_get_type(struct snd_soc_jack *jack, int micbias_voltage);
ec67624d
LCM
450#ifdef CONFIG_GPIOLIB
451int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
452 struct snd_soc_jack_gpio *gpios);
453void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
454 struct snd_soc_jack_gpio *gpios);
455#endif
8a2cd618 456
808db4a4
RP
457/* codec register bit access */
458int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 459 unsigned int mask, unsigned int value);
dd1b3d53
MB
460int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
461 unsigned short reg, unsigned int mask,
462 unsigned int value);
808db4a4 463int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 464 unsigned int mask, unsigned int value);
808db4a4
RP
465
466int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
467 struct snd_ac97_bus_ops *ops, int num);
468void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
469
b047e1cc 470int snd_soc_set_ac97_ops(struct snd_ac97_bus_ops *ops);
741a509f
MP
471int snd_soc_set_ac97_ops_of_reset(struct snd_ac97_bus_ops *ops,
472 struct platform_device *pdev);
b047e1cc 473
808db4a4
RP
474/*
475 *Controls
476 */
477struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
3056557f 478 void *data, const char *long_name,
efb7ac3f 479 const char *prefix);
4fefd698
DP
480struct snd_kcontrol *snd_soc_card_get_kcontrol(struct snd_soc_card *soc_card,
481 const char *name);
022658be 482int snd_soc_add_codec_controls(struct snd_soc_codec *codec,
3e8e1952 483 const struct snd_kcontrol_new *controls, int num_controls);
a491a5c8
LG
484int snd_soc_add_platform_controls(struct snd_soc_platform *platform,
485 const struct snd_kcontrol_new *controls, int num_controls);
022658be
LG
486int snd_soc_add_card_controls(struct snd_soc_card *soc_card,
487 const struct snd_kcontrol_new *controls, int num_controls);
488int snd_soc_add_dai_controls(struct snd_soc_dai *dai,
489 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
490int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
491 struct snd_ctl_elem_info *uinfo);
808db4a4
RP
492int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
493 struct snd_ctl_elem_value *ucontrol);
494int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
495 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
496int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
497 struct snd_ctl_elem_value *ucontrol);
498int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
499 struct snd_ctl_elem_value *ucontrol);
808db4a4 500int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
808db4a4 501 struct snd_ctl_elem_info *uinfo);
392abe9c 502#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
503int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
504 struct snd_ctl_elem_value *ucontrol);
505int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
506 struct snd_ctl_elem_value *ucontrol);
a92f1394
PU
507#define snd_soc_get_volsw_2r snd_soc_get_volsw
508#define snd_soc_put_volsw_2r snd_soc_put_volsw
1d99f243
BA
509int snd_soc_get_volsw_sx(struct snd_kcontrol *kcontrol,
510 struct snd_ctl_elem_value *ucontrol);
511int snd_soc_put_volsw_sx(struct snd_kcontrol *kcontrol,
512 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
513int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
514 struct snd_ctl_elem_info *uinfo);
515int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
516 struct snd_ctl_elem_value *ucontrol);
517int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
518 struct snd_ctl_elem_value *ucontrol);
6c9d8cf6
AT
519int snd_soc_info_volsw_range(struct snd_kcontrol *kcontrol,
520 struct snd_ctl_elem_info *uinfo);
521int snd_soc_put_volsw_range(struct snd_kcontrol *kcontrol,
522 struct snd_ctl_elem_value *ucontrol);
523int snd_soc_get_volsw_range(struct snd_kcontrol *kcontrol,
524 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
525int snd_soc_limit_volume(struct snd_soc_codec *codec,
526 const char *name, int max);
71d08516
MB
527int snd_soc_bytes_info(struct snd_kcontrol *kcontrol,
528 struct snd_ctl_elem_info *uinfo);
529int snd_soc_bytes_get(struct snd_kcontrol *kcontrol,
530 struct snd_ctl_elem_value *ucontrol);
531int snd_soc_bytes_put(struct snd_kcontrol *kcontrol,
532 struct snd_ctl_elem_value *ucontrol);
4183eed2
KK
533int snd_soc_info_xr_sx(struct snd_kcontrol *kcontrol,
534 struct snd_ctl_elem_info *uinfo);
535int snd_soc_get_xr_sx(struct snd_kcontrol *kcontrol,
536 struct snd_ctl_elem_value *ucontrol);
537int snd_soc_put_xr_sx(struct snd_kcontrol *kcontrol,
538 struct snd_ctl_elem_value *ucontrol);
dd7b10b3
KK
539int snd_soc_get_strobe(struct snd_kcontrol *kcontrol,
540 struct snd_ctl_elem_value *ucontrol);
541int snd_soc_put_strobe(struct snd_kcontrol *kcontrol,
542 struct snd_ctl_elem_value *ucontrol);
808db4a4 543
066d16c3
DP
544/**
545 * struct snd_soc_reg_access - Describes whether a given register is
546 * readable, writable or volatile.
547 *
548 * @reg: the register number
549 * @read: whether this register is readable
550 * @write: whether this register is writable
551 * @vol: whether this register is volatile
552 */
553struct snd_soc_reg_access {
554 u16 reg;
555 u16 read;
556 u16 write;
557 u16 vol;
558};
559
8a2cd618
MB
560/**
561 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
562 *
563 * @pin: name of the pin to update
564 * @mask: bits to check for in reported jack status
565 * @invert: if non-zero then pin is enabled when status is not reported
566 */
567struct snd_soc_jack_pin {
568 struct list_head list;
569 const char *pin;
570 int mask;
571 bool invert;
572};
573
fa9879ed
VK
574/**
575 * struct snd_soc_jack_zone - Describes voltage zones of jack detection
576 *
577 * @min_mv: start voltage in mv
578 * @max_mv: end voltage in mv
579 * @jack_type: type of jack that is expected for this voltage
580 * @debounce_time: debounce_time for jack, codec driver should wait for this
581 * duration before reading the adc for voltages
582 * @:list: list container
583 */
584struct snd_soc_jack_zone {
585 unsigned int min_mv;
586 unsigned int max_mv;
587 unsigned int jack_type;
588 unsigned int debounce_time;
589 struct list_head list;
590};
591
ec67624d
LCM
592/**
593 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
594 *
595 * @gpio: gpio number
596 * @name: gpio name
597 * @report: value to report when jack detected
598 * @invert: report presence in low state
599 * @debouce_time: debouce time in ms
7887ab3a 600 * @wake: enable as wake source
fadddc87
MB
601 * @jack_status_check: callback function which overrides the detection
602 * to provide more complex checks (eg, reading an
603 * ADC).
ec67624d
LCM
604 */
605#ifdef CONFIG_GPIOLIB
606struct snd_soc_jack_gpio {
607 unsigned int gpio;
608 const char *name;
609 int report;
610 int invert;
611 int debounce_time;
7887ab3a
MB
612 bool wake;
613
ec67624d 614 struct snd_soc_jack *jack;
4c14d78e 615 struct delayed_work work;
c871a053
JS
616
617 int (*jack_status_check)(void);
ec67624d
LCM
618};
619#endif
620
8a2cd618 621struct snd_soc_jack {
2667b4b8 622 struct mutex mutex;
8a2cd618 623 struct snd_jack *jack;
f0fba2ad 624 struct snd_soc_codec *codec;
8a2cd618
MB
625 struct list_head pins;
626 int status;
d5021ec9 627 struct blocking_notifier_head notifier;
fa9879ed 628 struct list_head jack_zones;
8a2cd618
MB
629};
630
808db4a4
RP
631/* SoC PCM stream information */
632struct snd_soc_pcm_stream {
f0fba2ad 633 const char *stream_name;
1c433fbd
GG
634 u64 formats; /* SNDRV_PCM_FMTBIT_* */
635 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
636 unsigned int rate_min; /* min rate */
637 unsigned int rate_max; /* max rate */
638 unsigned int channels_min; /* min channels */
639 unsigned int channels_max; /* max channels */
58ba9b25 640 unsigned int sig_bits; /* number of bits of content */
808db4a4
RP
641};
642
643/* SoC audio ops */
644struct snd_soc_ops {
645 int (*startup)(struct snd_pcm_substream *);
646 void (*shutdown)(struct snd_pcm_substream *);
647 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
648 int (*hw_free)(struct snd_pcm_substream *);
649 int (*prepare)(struct snd_pcm_substream *);
650 int (*trigger)(struct snd_pcm_substream *, int);
651};
652
49681077
VK
653struct snd_soc_compr_ops {
654 int (*startup)(struct snd_compr_stream *);
655 void (*shutdown)(struct snd_compr_stream *);
656 int (*set_params)(struct snd_compr_stream *);
657 int (*trigger)(struct snd_compr_stream *);
658};
659
7a30a3db
DP
660/* SoC cache ops */
661struct snd_soc_cache_ops {
0d735eaa 662 const char *name;
7a30a3db
DP
663 enum snd_soc_compress_type id;
664 int (*init)(struct snd_soc_codec *codec);
665 int (*exit)(struct snd_soc_codec *codec);
666 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
667 unsigned int *value);
668 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
669 unsigned int value);
670 int (*sync)(struct snd_soc_codec *codec);
671};
672
d191bd8d
KM
673/* component interface */
674struct snd_soc_component_driver {
675 const char *name;
676};
677
678struct snd_soc_component {
679 const char *name;
680 int id;
681 int num_dai;
682 struct device *dev;
683 struct list_head list;
684
685 const struct snd_soc_component_driver *driver;
686};
687
f0fba2ad 688/* SoC Audio Codec device */
808db4a4 689struct snd_soc_codec {
f0fba2ad 690 const char *name;
ead9b919 691 const char *name_prefix;
f0fba2ad 692 int id;
0d0cf00a 693 struct device *dev;
001ae4c0 694 const struct snd_soc_codec_driver *driver;
0d0cf00a 695
f0fba2ad
LG
696 struct mutex mutex;
697 struct snd_soc_card *card;
0d0cf00a 698 struct list_head list;
f0fba2ad
LG
699 struct list_head card_list;
700 int num_dai;
23bbce34 701 enum snd_soc_compress_type compress_type;
aea170a0 702 size_t reg_size; /* reg_cache_size * reg_word_size */
1500b7b5
DP
703 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
704 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 705 int (*writable_register)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
706
707 /* runtime */
808db4a4
RP
708 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
709 unsigned int active;
dad8e7ae 710 unsigned int cache_bypass:1; /* Suppress access to the cache */
f0fba2ad
LG
711 unsigned int suspended:1; /* Codec is in suspend PM state */
712 unsigned int probed:1; /* Codec has been probed */
713 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 714 unsigned int ac97_created:1; /* Codec has been created by SoC */
fdf0f54d 715 unsigned int cache_init:1; /* codec cache has been initialized */
8a713da8 716 unsigned int using_regmap:1; /* using regmap access */
aaee8ef1
MB
717 u32 cache_only; /* Suppress writes to hardware */
718 u32 cache_sync; /* Cache needs to be synced to hardware */
808db4a4
RP
719
720 /* codec IO */
721 void *control_data; /* codec control (i2c/3wire) data */
808db4a4 722 hw_write_t hw_write;
afa2f106 723 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
724 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
725 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
5fb609d4 726 int (*bulk_write_raw)(struct snd_soc_codec *, unsigned int, const void *, size_t);
808db4a4 727 void *reg_cache;
3335ddca 728 const void *reg_def_copy;
7a30a3db
DP
729 const struct snd_soc_cache_ops *cache_ops;
730 struct mutex cache_rw_mutex;
be3ea3b9 731 int val_bytes;
a96ca338 732
d191bd8d
KM
733 /* component */
734 struct snd_soc_component component;
735
808db4a4 736 /* dapm */
ce6120cc 737 struct snd_soc_dapm_context dapm;
1d69c5c5 738 unsigned int ignore_pmdown_time:1; /* pmdown_time is ignored at stop */
808db4a4 739
384c89e2 740#ifdef CONFIG_DEBUG_FS
88439ac7 741 struct dentry *debugfs_codec_root;
384c89e2 742 struct dentry *debugfs_reg;
384c89e2 743#endif
808db4a4
RP
744};
745
f0fba2ad
LG
746/* codec driver */
747struct snd_soc_codec_driver {
748
749 /* driver ops */
750 int (*probe)(struct snd_soc_codec *);
751 int (*remove)(struct snd_soc_codec *);
84b315ee 752 int (*suspend)(struct snd_soc_codec *);
f0fba2ad 753 int (*resume)(struct snd_soc_codec *);
d191bd8d 754 struct snd_soc_component_driver component_driver;
f0fba2ad 755
b7af1daf
MB
756 /* Default control and setup, added after probe() is run */
757 const struct snd_kcontrol_new *controls;
758 int num_controls;
89b95ac0
MB
759 const struct snd_soc_dapm_widget *dapm_widgets;
760 int num_dapm_widgets;
761 const struct snd_soc_dapm_route *dapm_routes;
762 int num_dapm_routes;
763
ec4ee52a
MB
764 /* codec wide operations */
765 int (*set_sysclk)(struct snd_soc_codec *codec,
da1c6ea6 766 int clk_id, int source, unsigned int freq, int dir);
ec4ee52a
MB
767 int (*set_pll)(struct snd_soc_codec *codec, int pll_id, int source,
768 unsigned int freq_in, unsigned int freq_out);
769
f0fba2ad
LG
770 /* codec IO */
771 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
772 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
773 int (*display_register)(struct snd_soc_codec *, char *,
774 size_t, unsigned int);
d4754ec9
DP
775 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
776 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 777 int (*writable_register)(struct snd_soc_codec *, unsigned int);
4a8923ba 778 unsigned int reg_cache_size;
f0fba2ad
LG
779 short reg_cache_step;
780 short reg_word_size;
781 const void *reg_cache_default;
066d16c3
DP
782 short reg_access_size;
783 const struct snd_soc_reg_access *reg_access_default;
7a30a3db 784 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
785
786 /* codec bias level */
787 int (*set_bias_level)(struct snd_soc_codec *,
788 enum snd_soc_bias_level level);
33c5f969 789 bool idle_bias_off;
474b62d6
MB
790
791 void (*seq_notifier)(struct snd_soc_dapm_context *,
f85a9e0d 792 enum snd_soc_dapm_type, int);
0168bf0d 793
64a648c2
LG
794 /* codec stream completion event */
795 int (*stream_event)(struct snd_soc_dapm_context *dapm, int event);
796
5124e69e
MB
797 bool ignore_pmdown_time; /* Doesn't benefit from pmdown delay */
798
0168bf0d
LG
799 /* probe ordering - for components with runtime dependencies */
800 int probe_order;
801 int remove_order;
808db4a4
RP
802};
803
804/* SoC platform interface */
f0fba2ad 805struct snd_soc_platform_driver {
808db4a4 806
f0fba2ad
LG
807 int (*probe)(struct snd_soc_platform *);
808 int (*remove)(struct snd_soc_platform *);
809 int (*suspend)(struct snd_soc_dai *dai);
810 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
811
812 /* pcm creation and destruction */
552d1ef6 813 int (*pcm_new)(struct snd_soc_pcm_runtime *);
808db4a4
RP
814 void (*pcm_free)(struct snd_pcm *);
815
cb2cf612
LG
816 /* Default control and setup, added after probe() is run */
817 const struct snd_kcontrol_new *controls;
818 int num_controls;
819 const struct snd_soc_dapm_widget *dapm_widgets;
820 int num_dapm_widgets;
821 const struct snd_soc_dapm_route *dapm_routes;
822 int num_dapm_routes;
823
258020d0
PU
824 /*
825 * For platform caused delay reporting.
826 * Optional.
827 */
828 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
829 struct snd_soc_dai *);
830
49681077 831 /* platform stream pcm ops */
1f03f55b 832 const struct snd_pcm_ops *ops;
0168bf0d 833
49681077 834 /* platform stream compress ops */
ef03c9ae 835 const struct snd_compr_ops *compr_ops;
49681077 836
64a648c2
LG
837 /* platform stream completion event */
838 int (*stream_event)(struct snd_soc_dapm_context *dapm, int event);
839
0168bf0d
LG
840 /* probe ordering - for components with runtime dependencies */
841 int probe_order;
842 int remove_order;
f1442bc1
LG
843
844 /* platform IO - used for platform DAPM */
845 unsigned int (*read)(struct snd_soc_platform *, unsigned int);
846 int (*write)(struct snd_soc_platform *, unsigned int, unsigned int);
07bf84aa 847 int (*bespoke_trigger)(struct snd_pcm_substream *, int);
808db4a4
RP
848};
849
f0fba2ad
LG
850struct snd_soc_platform {
851 const char *name;
852 int id;
853 struct device *dev;
d79e57db 854 const struct snd_soc_platform_driver *driver;
cc22d37e 855 struct mutex mutex;
808db4a4 856
f0fba2ad
LG
857 unsigned int suspended:1; /* platform is suspended */
858 unsigned int probed:1;
1c433fbd 859
f0fba2ad
LG
860 struct snd_soc_card *card;
861 struct list_head list;
862 struct list_head card_list;
b7950641
LG
863
864 struct snd_soc_dapm_context dapm;
731f1ab2
SG
865
866#ifdef CONFIG_DEBUG_FS
867 struct dentry *debugfs_platform_root;
731f1ab2 868#endif
f0fba2ad 869};
808db4a4 870
f0fba2ad
LG
871struct snd_soc_dai_link {
872 /* config - must be set by machine driver */
873 const char *name; /* Codec name */
874 const char *stream_name; /* Stream name */
bc92657a
SW
875 /*
876 * You MAY specify the link's CPU-side device, either by device name,
877 * or by DT/OF node, but not both. If this information is omitted,
878 * the CPU-side DAI is matched using .cpu_dai_name only, which hence
879 * must be globally unique. These fields are currently typically used
880 * only for codec to codec links, or systems using device tree.
881 */
882 const char *cpu_name;
883 const struct device_node *cpu_of_node;
884 /*
885 * You MAY specify the DAI name of the CPU DAI. If this information is
886 * omitted, the CPU-side DAI is matched using .cpu_name/.cpu_of_node
887 * only, which only works well when that device exposes a single DAI.
888 */
f0fba2ad 889 const char *cpu_dai_name;
bc92657a
SW
890 /*
891 * You MUST specify the link's codec, either by device name, or by
892 * DT/OF node, but not both.
893 */
894 const char *codec_name;
895 const struct device_node *codec_of_node;
896 /* You MUST specify the DAI name within the codec */
f0fba2ad 897 const char *codec_dai_name;
bc92657a
SW
898 /*
899 * You MAY specify the link's platform/PCM/DMA driver, either by
900 * device name, or by DT/OF node, but not both. Some forms of link
901 * do not need a platform.
902 */
903 const char *platform_name;
904 const struct device_node *platform_of_node;
01d7584c 905 int be_id; /* optional ID for machine driver BE identification */
4ccab3e7 906
c74184ed
MB
907 const struct snd_soc_pcm_stream *params;
908
75d9ac46
MB
909 unsigned int dai_fmt; /* format to set on init */
910
01d7584c
LG
911 enum snd_soc_dpcm_trigger trigger[2]; /* trigger type for DPCM */
912
3efab7dc
MB
913 /* Keep DAI active over suspend */
914 unsigned int ignore_suspend:1;
915
06f409d7
MB
916 /* Symmetry requirements */
917 unsigned int symmetric_rates:1;
918
01d7584c
LG
919 /* Do not create a PCM for this DAI link (Backend link) */
920 unsigned int no_pcm:1;
921
922 /* This DAI link can route to other DAI links at runtime (Frontend)*/
923 unsigned int dynamic:1;
924
e50fad4f 925 /* pmdown_time is ignored at stop */
926 unsigned int ignore_pmdown_time:1;
927
f0fba2ad
LG
928 /* codec/machine specific init - e.g. add machine controls */
929 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 930
01d7584c
LG
931 /* optional hw_params re-writing for BE and FE sync */
932 int (*be_hw_params_fixup)(struct snd_soc_pcm_runtime *rtd,
933 struct snd_pcm_hw_params *params);
934
f0fba2ad 935 /* machine stream operations */
13aec722
LPC
936 const struct snd_soc_ops *ops;
937 const struct snd_soc_compr_ops *compr_ops;
d6bead02
FE
938
939 /* For unidirectional dai links */
940 bool playback_only;
941 bool capture_only;
808db4a4
RP
942};
943
ff819b83 944struct snd_soc_codec_conf {
ead9b919 945 const char *dev_name;
ff819b83
DP
946
947 /*
948 * optional map of kcontrol, widget and path name prefixes that are
949 * associated per device
950 */
ead9b919 951 const char *name_prefix;
ff819b83
DP
952
953 /*
954 * set this to the desired compression type if you want to
955 * override the one supplied in codec->driver->compress_type
956 */
957 enum snd_soc_compress_type compress_type;
ead9b919
JN
958};
959
2eea392d
JN
960struct snd_soc_aux_dev {
961 const char *name; /* Codec name */
962 const char *codec_name; /* for multi-codec */
963
964 /* codec/machine specific init - e.g. add machine controls */
965 int (*init)(struct snd_soc_dapm_context *dapm);
966};
967
87506549
MB
968/* SoC card */
969struct snd_soc_card {
f0fba2ad 970 const char *name;
22de71ba
LG
971 const char *long_name;
972 const char *driver_name;
c5af3a2e 973 struct device *dev;
f0fba2ad
LG
974 struct snd_card *snd_card;
975 struct module *owner;
c5af3a2e
MB
976
977 struct list_head list;
f0fba2ad 978 struct mutex mutex;
a73fb2df 979 struct mutex dapm_mutex;
c5af3a2e 980
f0fba2ad 981 bool instantiated;
808db4a4 982
e7361ec4 983 int (*probe)(struct snd_soc_card *card);
28e9ad92 984 int (*late_probe)(struct snd_soc_card *card);
e7361ec4 985 int (*remove)(struct snd_soc_card *card);
808db4a4
RP
986
987 /* the pre and post PM functions are used to do any PM work before and
988 * after the codec and DAI's do any PM work. */
70b2ac12
MB
989 int (*suspend_pre)(struct snd_soc_card *card);
990 int (*suspend_post)(struct snd_soc_card *card);
991 int (*resume_pre)(struct snd_soc_card *card);
992 int (*resume_post)(struct snd_soc_card *card);
808db4a4 993
0b4d221b 994 /* callbacks */
87506549 995 int (*set_bias_level)(struct snd_soc_card *,
d4c6005f 996 struct snd_soc_dapm_context *dapm,
0be9898a 997 enum snd_soc_bias_level level);
1badabd9 998 int (*set_bias_level_post)(struct snd_soc_card *,
d4c6005f 999 struct snd_soc_dapm_context *dapm,
1badabd9 1000 enum snd_soc_bias_level level);
0b4d221b 1001
6c5f1fed 1002 long pmdown_time;
96dd3622 1003
808db4a4
RP
1004 /* CPU <--> Codec DAI links */
1005 struct snd_soc_dai_link *dai_link;
1006 int num_links;
f0fba2ad
LG
1007 struct snd_soc_pcm_runtime *rtd;
1008 int num_rtd;
6308419a 1009
ff819b83
DP
1010 /* optional codec specific configuration */
1011 struct snd_soc_codec_conf *codec_conf;
1012 int num_configs;
ead9b919 1013
2eea392d
JN
1014 /*
1015 * optional auxiliary devices such as amplifiers or codecs with DAI
1016 * link unused
1017 */
1018 struct snd_soc_aux_dev *aux_dev;
1019 int num_aux_devs;
1020 struct snd_soc_pcm_runtime *rtd_aux;
1021 int num_aux_rtd;
1022
b7af1daf
MB
1023 const struct snd_kcontrol_new *controls;
1024 int num_controls;
1025
b8ad29de
MB
1026 /*
1027 * Card-specific routes and widgets.
1028 */
d06e48db 1029 const struct snd_soc_dapm_widget *dapm_widgets;
b8ad29de 1030 int num_dapm_widgets;
d06e48db 1031 const struct snd_soc_dapm_route *dapm_routes;
b8ad29de 1032 int num_dapm_routes;
1633281b 1033 bool fully_routed;
b8ad29de 1034
6308419a 1035 struct work_struct deferred_resume_work;
f0fba2ad
LG
1036
1037 /* lists of probed devices belonging to this card */
1038 struct list_head codec_dev_list;
1039 struct list_head platform_dev_list;
1040 struct list_head dai_dev_list;
a6052154 1041
97c866de 1042 struct list_head widgets;
8ddab3f5 1043 struct list_head paths;
7be31be8 1044 struct list_head dapm_list;
db432b41 1045 struct list_head dapm_dirty;
8ddab3f5 1046
e37a4970
MB
1047 /* Generic DAPM context for the card */
1048 struct snd_soc_dapm_context dapm;
de02d078 1049 struct snd_soc_dapm_stats dapm_stats;
564c6504 1050 struct snd_soc_dapm_update *update;
e37a4970 1051
a6052154
JN
1052#ifdef CONFIG_DEBUG_FS
1053 struct dentry *debugfs_card_root;
3a45b867 1054 struct dentry *debugfs_pop_time;
a6052154 1055#endif
3a45b867 1056 u32 pop_time;
dddf3e4c
MB
1057
1058 void *drvdata;
808db4a4
RP
1059};
1060
f0fba2ad 1061/* SoC machine DAI configuration, glues a codec and cpu DAI together */
d66a327d 1062struct snd_soc_pcm_runtime {
36ae1a96 1063 struct device *dev;
87506549 1064 struct snd_soc_card *card;
f0fba2ad 1065 struct snd_soc_dai_link *dai_link;
b8c0dab9
LG
1066 struct mutex pcm_mutex;
1067 enum snd_soc_pcm_subclass pcm_subclass;
1068 struct snd_pcm_ops ops;
f0fba2ad 1069
f0fba2ad 1070 unsigned int dev_registered:1;
808db4a4 1071
01d7584c
LG
1072 /* Dynamic PCM BE runtime data */
1073 struct snd_soc_dpcm_runtime dpcm[2];
1074
f0fba2ad 1075 long pmdown_time;
9bffb1fb 1076 unsigned char pop_wait:1;
f0fba2ad
LG
1077
1078 /* runtime devices */
1079 struct snd_pcm *pcm;
49681077 1080 struct snd_compr *compr;
f0fba2ad
LG
1081 struct snd_soc_codec *codec;
1082 struct snd_soc_platform *platform;
1083 struct snd_soc_dai *codec_dai;
1084 struct snd_soc_dai *cpu_dai;
1085
1086 struct delayed_work delayed_work;
f86dcef8
LG
1087#ifdef CONFIG_DEBUG_FS
1088 struct dentry *debugfs_dpcm_root;
1089 struct dentry *debugfs_dpcm_state;
1090#endif
808db4a4
RP
1091};
1092
4eaa9819
JS
1093/* mixer control */
1094struct soc_mixer_control {
d11bb4a9 1095 int min, max, platform_max;
57295073
LPC
1096 unsigned int reg, rreg, shift, rshift;
1097 unsigned int invert:1;
1098 unsigned int autodisable:1;
4eaa9819
JS
1099};
1100
71d08516
MB
1101struct soc_bytes {
1102 int base;
1103 int num_regs;
f831b055 1104 u32 mask;
71d08516
MB
1105};
1106
4183eed2
KK
1107/* multi register control */
1108struct soc_mreg_control {
1109 long min, max;
1110 unsigned int regbase, regcount, nbits, invert;
1111};
1112
808db4a4
RP
1113/* enumerated kcontrol */
1114struct soc_enum {
2e72f8e3
PU
1115 unsigned short reg;
1116 unsigned short reg2;
1117 unsigned char shift_l;
1118 unsigned char shift_r;
1119 unsigned int max;
1120 unsigned int mask;
87023ff7 1121 const char * const *texts;
2e72f8e3 1122 const unsigned int *values;
2e72f8e3
PU
1123};
1124
5c82f567 1125/* codec IO */
c3753707
MB
1126unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
1127unsigned int snd_soc_write(struct snd_soc_codec *codec,
1128 unsigned int reg, unsigned int val);
5fb609d4
DP
1129unsigned int snd_soc_bulk_write_raw(struct snd_soc_codec *codec,
1130 unsigned int reg, const void *data, size_t len);
5c82f567 1131
f0fba2ad
LG
1132/* device driver data */
1133
dddf3e4c
MB
1134static inline void snd_soc_card_set_drvdata(struct snd_soc_card *card,
1135 void *data)
1136{
1137 card->drvdata = data;
1138}
1139
1140static inline void *snd_soc_card_get_drvdata(struct snd_soc_card *card)
1141{
1142 return card->drvdata;
1143}
1144
b2c812e2 1145static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 1146 void *data)
b2c812e2 1147{
f0fba2ad 1148 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
1149}
1150
1151static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
1152{
f0fba2ad
LG
1153 return dev_get_drvdata(codec->dev);
1154}
1155
1156static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
1157 void *data)
1158{
1159 dev_set_drvdata(platform->dev, data);
1160}
1161
1162static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
1163{
1164 return dev_get_drvdata(platform->dev);
1165}
1166
1167static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
1168 void *data)
1169{
36ae1a96 1170 dev_set_drvdata(rtd->dev, data);
f0fba2ad
LG
1171}
1172
1173static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
1174{
36ae1a96 1175 return dev_get_drvdata(rtd->dev);
b2c812e2
MB
1176}
1177
4e10bda0
VK
1178static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card)
1179{
1180 INIT_LIST_HEAD(&card->dai_dev_list);
1181 INIT_LIST_HEAD(&card->codec_dev_list);
1182 INIT_LIST_HEAD(&card->platform_dev_list);
1183 INIT_LIST_HEAD(&card->widgets);
1184 INIT_LIST_HEAD(&card->paths);
1185 INIT_LIST_HEAD(&card->dapm_list);
1186}
1187
30d86ba4
PU
1188static inline bool snd_soc_volsw_is_stereo(struct soc_mixer_control *mc)
1189{
1190 if (mc->reg == mc->rreg && mc->shift == mc->rshift)
1191 return 0;
1192 /*
1193 * mc->reg == mc->rreg && mc->shift != mc->rshift, or
1194 * mc->reg != mc->rreg means that the control is
1195 * stereo (bits in one register or in two registers)
1196 */
1197 return 1;
1198}
1199
fb257897
MB
1200int snd_soc_util_init(void);
1201void snd_soc_util_exit(void);
1202
bec4fa05
SW
1203int snd_soc_of_parse_card_name(struct snd_soc_card *card,
1204 const char *propname);
a4a54dd5
SW
1205int snd_soc_of_parse_audio_routing(struct snd_soc_card *card,
1206 const char *propname);
a7930ed4
KM
1207unsigned int snd_soc_of_parse_daifmt(struct device_node *np,
1208 const char *prefix);
bec4fa05 1209
a47cbe72
MB
1210#include <sound/soc-dai.h>
1211
faff4bb0 1212#ifdef CONFIG_DEBUG_FS
8a9dab1a 1213extern struct dentry *snd_soc_debugfs_root;
faff4bb0
SW
1214#endif
1215
6f8ab4ac
MB
1216extern const struct dev_pm_ops snd_soc_pm_ops;
1217
808db4a4 1218#endif