]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - include/uapi/linux/omap3isp.h
Merge tag 'drm-fixes-2021-01-29' of git://anongit.freedesktop.org/drm/drm
[mirror_ubuntu-hirsute-kernel.git] / include / uapi / linux / omap3isp.h
CommitLineData
e2be04c7 1/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
448de7e7
SA
2/*
3 * omap3isp.h
4 *
5 * TI OMAP3 ISP - User-space API
6 *
7 * Copyright (C) 2010 Nokia Corporation
8 * Copyright (C) 2009 Texas Instruments, Inc.
9 *
10 * Contacts: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
11 * Sakari Ailus <sakari.ailus@iki.fi>
12 *
13 * This program is free software; you can redistribute it and/or modify
14 * it under the terms of the GNU General Public License version 2 as
15 * published by the Free Software Foundation.
16 *
17 * This program is distributed in the hope that it will be useful, but
18 * WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
20 * General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
25 * 02110-1301 USA
26 */
27
28#ifndef OMAP3_ISP_USER_H
29#define OMAP3_ISP_USER_H
30
31#include <linux/types.h>
bc7892c2 32#include <linux/videodev2.h>
448de7e7
SA
33
34/*
35 * Private IOCTLs
36 *
37 * VIDIOC_OMAP3ISP_CCDC_CFG: Set CCDC configuration
38 * VIDIOC_OMAP3ISP_PRV_CFG: Set preview engine configuration
39 * VIDIOC_OMAP3ISP_AEWB_CFG: Set AEWB module configuration
40 * VIDIOC_OMAP3ISP_HIST_CFG: Set histogram module configuration
41 * VIDIOC_OMAP3ISP_AF_CFG: Set auto-focus module configuration
42 * VIDIOC_OMAP3ISP_STAT_REQ: Read statistics (AEWB/AF/histogram) data
43 * VIDIOC_OMAP3ISP_STAT_EN: Enable/disable a statistics module
44 */
45
46#define VIDIOC_OMAP3ISP_CCDC_CFG \
47 _IOWR('V', BASE_VIDIOC_PRIVATE + 1, struct omap3isp_ccdc_update_config)
48#define VIDIOC_OMAP3ISP_PRV_CFG \
49 _IOWR('V', BASE_VIDIOC_PRIVATE + 2, struct omap3isp_prev_update_config)
50#define VIDIOC_OMAP3ISP_AEWB_CFG \
51 _IOWR('V', BASE_VIDIOC_PRIVATE + 3, struct omap3isp_h3a_aewb_config)
52#define VIDIOC_OMAP3ISP_HIST_CFG \
53 _IOWR('V', BASE_VIDIOC_PRIVATE + 4, struct omap3isp_hist_config)
54#define VIDIOC_OMAP3ISP_AF_CFG \
55 _IOWR('V', BASE_VIDIOC_PRIVATE + 5, struct omap3isp_h3a_af_config)
56#define VIDIOC_OMAP3ISP_STAT_REQ \
57 _IOWR('V', BASE_VIDIOC_PRIVATE + 6, struct omap3isp_stat_data)
378e3f81
AB
58#define VIDIOC_OMAP3ISP_STAT_REQ_TIME32 \
59 _IOWR('V', BASE_VIDIOC_PRIVATE + 6, struct omap3isp_stat_data_time32)
448de7e7
SA
60#define VIDIOC_OMAP3ISP_STAT_EN \
61 _IOWR('V', BASE_VIDIOC_PRIVATE + 7, unsigned long)
62
63/*
64 * Events
65 *
66 * V4L2_EVENT_OMAP3ISP_AEWB: AEWB statistics data ready
67 * V4L2_EVENT_OMAP3ISP_AF: AF statistics data ready
68 * V4L2_EVENT_OMAP3ISP_HIST: Histogram statistics data ready
448de7e7
SA
69 */
70
71#define V4L2_EVENT_OMAP3ISP_CLASS (V4L2_EVENT_PRIVATE_START | 0x100)
72#define V4L2_EVENT_OMAP3ISP_AEWB (V4L2_EVENT_OMAP3ISP_CLASS | 0x1)
73#define V4L2_EVENT_OMAP3ISP_AF (V4L2_EVENT_OMAP3ISP_CLASS | 0x2)
74#define V4L2_EVENT_OMAP3ISP_HIST (V4L2_EVENT_OMAP3ISP_CLASS | 0x3)
448de7e7
SA
75
76struct omap3isp_stat_event_status {
77 __u32 frame_number;
78 __u16 config_counter;
79 __u8 buf_err;
80};
81
82/* AE/AWB related structures and flags*/
83
84/* H3A Range Constants */
85#define OMAP3ISP_AEWB_MAX_SATURATION_LIM 1023
86#define OMAP3ISP_AEWB_MIN_WIN_H 2
87#define OMAP3ISP_AEWB_MAX_WIN_H 256
88#define OMAP3ISP_AEWB_MIN_WIN_W 6
89#define OMAP3ISP_AEWB_MAX_WIN_W 256
90#define OMAP3ISP_AEWB_MIN_WINVC 1
91#define OMAP3ISP_AEWB_MIN_WINHC 1
92#define OMAP3ISP_AEWB_MAX_WINVC 128
93#define OMAP3ISP_AEWB_MAX_WINHC 36
94#define OMAP3ISP_AEWB_MAX_WINSTART 4095
95#define OMAP3ISP_AEWB_MIN_SUB_INC 2
96#define OMAP3ISP_AEWB_MAX_SUB_INC 32
97#define OMAP3ISP_AEWB_MAX_BUF_SIZE 83600
98
99#define OMAP3ISP_AF_IIRSH_MIN 0
100#define OMAP3ISP_AF_IIRSH_MAX 4095
101#define OMAP3ISP_AF_PAXEL_HORIZONTAL_COUNT_MIN 1
102#define OMAP3ISP_AF_PAXEL_HORIZONTAL_COUNT_MAX 36
103#define OMAP3ISP_AF_PAXEL_VERTICAL_COUNT_MIN 1
104#define OMAP3ISP_AF_PAXEL_VERTICAL_COUNT_MAX 128
105#define OMAP3ISP_AF_PAXEL_INCREMENT_MIN 2
106#define OMAP3ISP_AF_PAXEL_INCREMENT_MAX 32
107#define OMAP3ISP_AF_PAXEL_HEIGHT_MIN 2
108#define OMAP3ISP_AF_PAXEL_HEIGHT_MAX 256
109#define OMAP3ISP_AF_PAXEL_WIDTH_MIN 16
110#define OMAP3ISP_AF_PAXEL_WIDTH_MAX 256
111#define OMAP3ISP_AF_PAXEL_HZSTART_MIN 1
112#define OMAP3ISP_AF_PAXEL_HZSTART_MAX 4095
113#define OMAP3ISP_AF_PAXEL_VTSTART_MIN 0
114#define OMAP3ISP_AF_PAXEL_VTSTART_MAX 4095
115#define OMAP3ISP_AF_THRESHOLD_MAX 255
116#define OMAP3ISP_AF_COEF_MAX 4095
117#define OMAP3ISP_AF_PAXEL_SIZE 48
118#define OMAP3ISP_AF_MAX_BUF_SIZE 221184
119
120/**
121 * struct omap3isp_h3a_aewb_config - AE AWB configuration reset values
122 * saturation_limit: Saturation limit.
123 * @win_height: Window Height. Range 2 - 256, even values only.
124 * @win_width: Window Width. Range 6 - 256, even values only.
125 * @ver_win_count: Vertical Window Count. Range 1 - 128.
126 * @hor_win_count: Horizontal Window Count. Range 1 - 36.
127 * @ver_win_start: Vertical Window Start. Range 0 - 4095.
128 * @hor_win_start: Horizontal Window Start. Range 0 - 4095.
129 * @blk_ver_win_start: Black Vertical Windows Start. Range 0 - 4095.
130 * @blk_win_height: Black Window Height. Range 2 - 256, even values only.
131 * @subsample_ver_inc: Subsample Vertical points increment Range 2 - 32, even
132 * values only.
133 * @subsample_hor_inc: Subsample Horizontal points increment Range 2 - 32, even
134 * values only.
135 * @alaw_enable: AEW ALAW EN flag.
136 */
137struct omap3isp_h3a_aewb_config {
138 /*
139 * Common fields.
140 * They should be the first ones and must be in the same order as in
141 * ispstat_generic_config struct.
142 */
143 __u32 buf_size;
144 __u16 config_counter;
145
146 /* Private fields */
147 __u16 saturation_limit;
148 __u16 win_height;
149 __u16 win_width;
150 __u16 ver_win_count;
151 __u16 hor_win_count;
152 __u16 ver_win_start;
153 __u16 hor_win_start;
154 __u16 blk_ver_win_start;
155 __u16 blk_win_height;
156 __u16 subsample_ver_inc;
157 __u16 subsample_hor_inc;
158 __u8 alaw_enable;
159};
160
161/**
162 * struct omap3isp_stat_data - Statistic data sent to or received from user
163 * @ts: Timestamp of returned framestats.
164 * @buf: Pointer to pass to user.
165 * @frame_number: Frame number of requested stats.
166 * @cur_frame: Current frame number being processed.
167 * @config_counter: Number of the configuration associated with the data.
168 */
169struct omap3isp_stat_data {
378e3f81
AB
170#ifdef __KERNEL__
171 struct {
172 __s64 tv_sec;
173 __s64 tv_usec;
174 } ts;
175#else
448de7e7 176 struct timeval ts;
378e3f81 177#endif
448de7e7
SA
178 void __user *buf;
179 __u32 buf_size;
180 __u16 frame_number;
181 __u16 cur_frame;
182 __u16 config_counter;
183};
184
378e3f81
AB
185#ifdef __KERNEL__
186struct omap3isp_stat_data_time32 {
187 struct {
188 __s32 tv_sec;
189 __s32 tv_usec;
190 } ts;
191 __u32 buf;
192 __u32 buf_size;
193 __u16 frame_number;
194 __u16 cur_frame;
195 __u16 config_counter;
196};
197#endif
448de7e7
SA
198
199/* Histogram related structs */
200
201/* Flags for number of bins */
202#define OMAP3ISP_HIST_BINS_32 0
203#define OMAP3ISP_HIST_BINS_64 1
204#define OMAP3ISP_HIST_BINS_128 2
205#define OMAP3ISP_HIST_BINS_256 3
206
207/* Number of bins * 4 colors * 4-bytes word */
208#define OMAP3ISP_HIST_MEM_SIZE_BINS(n) ((1 << ((n)+5))*4*4)
209
210#define OMAP3ISP_HIST_MEM_SIZE 1024
211#define OMAP3ISP_HIST_MIN_REGIONS 1
212#define OMAP3ISP_HIST_MAX_REGIONS 4
213#define OMAP3ISP_HIST_MAX_WB_GAIN 255
214#define OMAP3ISP_HIST_MIN_WB_GAIN 0
215#define OMAP3ISP_HIST_MAX_BIT_WIDTH 14
216#define OMAP3ISP_HIST_MIN_BIT_WIDTH 8
217#define OMAP3ISP_HIST_MAX_WG 4
218#define OMAP3ISP_HIST_MAX_BUF_SIZE 4096
219
220/* Source */
221#define OMAP3ISP_HIST_SOURCE_CCDC 0
222#define OMAP3ISP_HIST_SOURCE_MEM 1
223
224/* CFA pattern */
225#define OMAP3ISP_HIST_CFA_BAYER 0
226#define OMAP3ISP_HIST_CFA_FOVEONX3 1
227
228struct omap3isp_hist_region {
229 __u16 h_start;
230 __u16 h_end;
231 __u16 v_start;
232 __u16 v_end;
233};
234
235struct omap3isp_hist_config {
236 /*
237 * Common fields.
238 * They should be the first ones and must be in the same order as in
239 * ispstat_generic_config struct.
240 */
241 __u32 buf_size;
242 __u16 config_counter;
243
244 __u8 num_acc_frames; /* Num of image frames to be processed and
245 accumulated for each histogram frame */
246 __u16 hist_bins; /* number of bins: 32, 64, 128, or 256 */
247 __u8 cfa; /* BAYER or FOVEON X3 */
248 __u8 wg[OMAP3ISP_HIST_MAX_WG]; /* White Balance Gain */
249 __u8 num_regions; /* number of regions to be configured */
250 struct omap3isp_hist_region region[OMAP3ISP_HIST_MAX_REGIONS];
251};
252
253/* Auto Focus related structs */
254
255#define OMAP3ISP_AF_NUM_COEF 11
256
257enum omap3isp_h3a_af_fvmode {
258 OMAP3ISP_AF_MODE_SUMMED = 0,
259 OMAP3ISP_AF_MODE_PEAK = 1
260};
261
262/* Red, Green, and blue pixel location in the AF windows */
263enum omap3isp_h3a_af_rgbpos {
264 OMAP3ISP_AF_GR_GB_BAYER = 0, /* GR and GB as Bayer pattern */
265 OMAP3ISP_AF_RG_GB_BAYER = 1, /* RG and GB as Bayer pattern */
266 OMAP3ISP_AF_GR_BG_BAYER = 2, /* GR and BG as Bayer pattern */
267 OMAP3ISP_AF_RG_BG_BAYER = 3, /* RG and BG as Bayer pattern */
268 OMAP3ISP_AF_GG_RB_CUSTOM = 4, /* GG and RB as custom pattern */
269 OMAP3ISP_AF_RB_GG_CUSTOM = 5 /* RB and GG as custom pattern */
270};
271
272/* Contains the information regarding the Horizontal Median Filter */
273struct omap3isp_h3a_af_hmf {
274 __u8 enable; /* Status of Horizontal Median Filter */
25985edc 275 __u8 threshold; /* Threshold Value for Horizontal Median Filter */
448de7e7
SA
276};
277
278/* Contains the information regarding the IIR Filters */
279struct omap3isp_h3a_af_iir {
280 __u16 h_start; /* IIR horizontal start */
281 __u16 coeff_set0[OMAP3ISP_AF_NUM_COEF]; /* Filter coefficient, set 0 */
282 __u16 coeff_set1[OMAP3ISP_AF_NUM_COEF]; /* Filter coefficient, set 1 */
283};
284
285/* Contains the information regarding the Paxels Structure in AF Engine */
286struct omap3isp_h3a_af_paxel {
287 __u16 h_start; /* Horizontal Start Position */
288 __u16 v_start; /* Vertical Start Position */
289 __u8 width; /* Width of the Paxel */
290 __u8 height; /* Height of the Paxel */
291 __u8 h_cnt; /* Horizontal Count */
292 __u8 v_cnt; /* vertical Count */
293 __u8 line_inc; /* Line Increment */
294};
295
296/* Contains the parameters required for hardware set up of AF Engine */
297struct omap3isp_h3a_af_config {
298 /*
299 * Common fields.
300 * They should be the first ones and must be in the same order as in
301 * ispstat_generic_config struct.
302 */
303 __u32 buf_size;
304 __u16 config_counter;
305
306 struct omap3isp_h3a_af_hmf hmf; /* HMF configurations */
307 struct omap3isp_h3a_af_iir iir; /* IIR filter configurations */
308 struct omap3isp_h3a_af_paxel paxel; /* Paxel parameters */
309 enum omap3isp_h3a_af_rgbpos rgb_pos; /* RGB Positions */
310 enum omap3isp_h3a_af_fvmode fvmode; /* Accumulator mode */
311 __u8 alaw_enable; /* AF ALAW status */
312};
313
314/* ISP CCDC structs */
315
316/* Abstraction layer CCDC configurations */
317#define OMAP3ISP_CCDC_ALAW (1 << 0)
318#define OMAP3ISP_CCDC_LPF (1 << 1)
319#define OMAP3ISP_CCDC_BLCLAMP (1 << 2)
320#define OMAP3ISP_CCDC_BCOMP (1 << 3)
321#define OMAP3ISP_CCDC_FPC (1 << 4)
322#define OMAP3ISP_CCDC_CULL (1 << 5)
323#define OMAP3ISP_CCDC_CONFIG_LSC (1 << 7)
324#define OMAP3ISP_CCDC_TBL_LSC (1 << 8)
325
326#define OMAP3ISP_RGB_MAX 3
327
328/* Enumeration constants for Alaw input width */
329enum omap3isp_alaw_ipwidth {
330 OMAP3ISP_ALAW_BIT12_3 = 0x3,
331 OMAP3ISP_ALAW_BIT11_2 = 0x4,
332 OMAP3ISP_ALAW_BIT10_1 = 0x5,
333 OMAP3ISP_ALAW_BIT9_0 = 0x6
334};
335
336/**
337 * struct omap3isp_ccdc_lsc_config - LSC configuration
338 * @offset: Table Offset of the gain table.
339 * @gain_mode_n: Vertical dimension of a paxel in LSC configuration.
340 * @gain_mode_m: Horizontal dimension of a paxel in LSC configuration.
341 * @gain_format: Gain table format.
342 * @fmtsph: Start pixel horizontal from start of the HS sync pulse.
343 * @fmtlnh: Number of pixels in horizontal direction to use for the data
344 * reformatter.
345 * @fmtslv: Start line from start of VS sync pulse for the data reformatter.
346 * @fmtlnv: Number of lines in vertical direction for the data reformatter.
347 * @initial_x: X position, in pixels, of the first active pixel in reference
348 * to the first active paxel. Must be an even number.
349 * @initial_y: Y position, in pixels, of the first active pixel in reference
350 * to the first active paxel. Must be an even number.
351 * @size: Size of LSC gain table. Filled when loaded from userspace.
352 */
353struct omap3isp_ccdc_lsc_config {
354 __u16 offset;
355 __u8 gain_mode_n;
356 __u8 gain_mode_m;
357 __u8 gain_format;
358 __u16 fmtsph;
359 __u16 fmtlnh;
360 __u16 fmtslv;
361 __u16 fmtlnv;
362 __u8 initial_x;
363 __u8 initial_y;
364 __u32 size;
365};
366
367/**
368 * struct omap3isp_ccdc_bclamp - Optical & Digital black clamp subtract
369 * @obgain: Optical black average gain.
370 * @obstpixel: Start Pixel w.r.t. HS pulse in Optical black sample.
371 * @oblines: Optical Black Sample lines.
372 * @oblen: Optical Black Sample Length.
373 * @dcsubval: Digital Black Clamp subtract value.
374 */
375struct omap3isp_ccdc_bclamp {
376 __u8 obgain;
377 __u8 obstpixel;
378 __u8 oblines;
379 __u8 oblen;
380 __u16 dcsubval;
381};
382
383/**
384 * struct omap3isp_ccdc_fpc - Faulty Pixels Correction
385 * @fpnum: Number of faulty pixels to be corrected in the frame.
386 * @fpcaddr: Memory address of the FPC Table
387 */
388struct omap3isp_ccdc_fpc {
389 __u16 fpnum;
390 __u32 fpcaddr;
391};
392
393/**
394 * struct omap3isp_ccdc_blcomp - Black Level Compensation parameters
395 * @b_mg: B/Mg pixels. 2's complement. -128 to +127.
396 * @gb_g: Gb/G pixels. 2's complement. -128 to +127.
397 * @gr_cy: Gr/Cy pixels. 2's complement. -128 to +127.
398 * @r_ye: R/Ye pixels. 2's complement. -128 to +127.
399 */
400struct omap3isp_ccdc_blcomp {
401 __u8 b_mg;
402 __u8 gb_g;
403 __u8 gr_cy;
404 __u8 r_ye;
405};
406
407/**
408 * omap3isp_ccdc_culling - Culling parameters
409 * @v_pattern: Vertical culling pattern.
410 * @h_odd: Horizontal Culling pattern for odd lines.
411 * @h_even: Horizontal Culling pattern for even lines.
412 */
413struct omap3isp_ccdc_culling {
414 __u8 v_pattern;
415 __u16 h_odd;
416 __u16 h_even;
417};
418
419/**
420 * omap3isp_ccdc_update_config - CCDC configuration
421 * @update: Specifies which CCDC registers should be updated.
422 * @flag: Specifies which CCDC functions should be enabled.
423 * @alawip: Enable/Disable A-Law compression.
424 * @bclamp: Black clamp control register.
425 * @blcomp: Black level compensation value for RGrGbB Pixels. 2's complement.
426 * @fpc: Number of faulty pixels corrected in the frame, address of FPC table.
427 * @cull: Cull control register.
428 * @lsc: Pointer to LSC gain table.
429 */
430struct omap3isp_ccdc_update_config {
431 __u16 update;
432 __u16 flag;
433 enum omap3isp_alaw_ipwidth alawip;
434 struct omap3isp_ccdc_bclamp __user *bclamp;
435 struct omap3isp_ccdc_blcomp __user *blcomp;
436 struct omap3isp_ccdc_fpc __user *fpc;
437 struct omap3isp_ccdc_lsc_config __user *lsc_cfg;
438 struct omap3isp_ccdc_culling __user *cull;
439 __u8 __user *lsc;
440};
441
442/* Preview configurations */
443#define OMAP3ISP_PREV_LUMAENH (1 << 0)
444#define OMAP3ISP_PREV_INVALAW (1 << 1)
445#define OMAP3ISP_PREV_HRZ_MED (1 << 2)
446#define OMAP3ISP_PREV_CFA (1 << 3)
447#define OMAP3ISP_PREV_CHROMA_SUPP (1 << 4)
448#define OMAP3ISP_PREV_WB (1 << 5)
449#define OMAP3ISP_PREV_BLKADJ (1 << 6)
450#define OMAP3ISP_PREV_RGB2RGB (1 << 7)
451#define OMAP3ISP_PREV_COLOR_CONV (1 << 8)
452#define OMAP3ISP_PREV_YC_LIMIT (1 << 9)
453#define OMAP3ISP_PREV_DEFECT_COR (1 << 10)
ac9dad93 454/* Bit 11 was OMAP3ISP_PREV_GAMMABYPASS, now merged with OMAP3ISP_PREV_GAMMA */
448de7e7
SA
455#define OMAP3ISP_PREV_DRK_FRM_CAPTURE (1 << 12)
456#define OMAP3ISP_PREV_DRK_FRM_SUBTRACT (1 << 13)
457#define OMAP3ISP_PREV_LENS_SHADING (1 << 14)
458#define OMAP3ISP_PREV_NF (1 << 15)
459#define OMAP3ISP_PREV_GAMMA (1 << 16)
460
461#define OMAP3ISP_PREV_NF_TBL_SIZE 64
462#define OMAP3ISP_PREV_CFA_TBL_SIZE 576
6fd206cb 463#define OMAP3ISP_PREV_CFA_BLK_SIZE (OMAP3ISP_PREV_CFA_TBL_SIZE / 4)
448de7e7
SA
464#define OMAP3ISP_PREV_GAMMA_TBL_SIZE 1024
465#define OMAP3ISP_PREV_YENH_TBL_SIZE 128
466
467#define OMAP3ISP_PREV_DETECT_CORRECT_CHANNELS 4
468
469/**
470 * struct omap3isp_prev_hmed - Horizontal Median Filter
471 * @odddist: Distance between consecutive pixels of same color in the odd line.
472 * @evendist: Distance between consecutive pixels of same color in the even
473 * line.
474 * @thres: Horizontal median filter threshold.
475 */
476struct omap3isp_prev_hmed {
477 __u8 odddist;
478 __u8 evendist;
479 __u8 thres;
480};
481
482/*
483 * Enumeration for CFA Formats supported by preview
484 */
485enum omap3isp_cfa_fmt {
486 OMAP3ISP_CFAFMT_BAYER,
487 OMAP3ISP_CFAFMT_SONYVGA,
488 OMAP3ISP_CFAFMT_RGBFOVEON,
489 OMAP3ISP_CFAFMT_DNSPL,
490 OMAP3ISP_CFAFMT_HONEYCOMB,
491 OMAP3ISP_CFAFMT_RRGGBBFOVEON
492};
493
494/**
495 * struct omap3isp_prev_cfa - CFA Interpolation
496 * @format: CFA Format Enum value supported by preview.
497 * @gradthrs_vert: CFA Gradient Threshold - Vertical.
498 * @gradthrs_horz: CFA Gradient Threshold - Horizontal.
499 * @table: Pointer to the CFA table.
500 */
501struct omap3isp_prev_cfa {
502 enum omap3isp_cfa_fmt format;
503 __u8 gradthrs_vert;
504 __u8 gradthrs_horz;
6fd206cb 505 __u32 table[4][OMAP3ISP_PREV_CFA_BLK_SIZE];
448de7e7
SA
506};
507
508/**
509 * struct omap3isp_prev_csup - Chrominance Suppression
510 * @gain: Gain.
511 * @thres: Threshold.
512 * @hypf_en: Flag to enable/disable the High Pass Filter.
513 */
514struct omap3isp_prev_csup {
515 __u8 gain;
516 __u8 thres;
517 __u8 hypf_en;
518};
519
520/**
521 * struct omap3isp_prev_wbal - White Balance
522 * @dgain: Digital gain (U10Q8).
523 * @coef3: White balance gain - COEF 3 (U8Q5).
524 * @coef2: White balance gain - COEF 2 (U8Q5).
525 * @coef1: White balance gain - COEF 1 (U8Q5).
526 * @coef0: White balance gain - COEF 0 (U8Q5).
527 */
528struct omap3isp_prev_wbal {
529 __u16 dgain;
530 __u8 coef3;
531 __u8 coef2;
532 __u8 coef1;
533 __u8 coef0;
534};
535
536/**
537 * struct omap3isp_prev_blkadj - Black Level Adjustment
538 * @red: Black level offset adjustment for Red in 2's complement format
539 * @green: Black level offset adjustment for Green in 2's complement format
540 * @blue: Black level offset adjustment for Blue in 2's complement format
541 */
542struct omap3isp_prev_blkadj {
543 /*Black level offset adjustment for Red in 2's complement format */
544 __u8 red;
545 /*Black level offset adjustment for Green in 2's complement format */
546 __u8 green;
547 /* Black level offset adjustment for Blue in 2's complement format */
548 __u8 blue;
549};
550
551/**
552 * struct omap3isp_prev_rgbtorgb - RGB to RGB Blending
553 * @matrix: Blending values(S12Q8 format)
554 * [RR] [GR] [BR]
555 * [RG] [GG] [BG]
556 * [RB] [GB] [BB]
557 * @offset: Blending offset value for R,G,B in 2's complement integer format.
558 */
559struct omap3isp_prev_rgbtorgb {
560 __u16 matrix[OMAP3ISP_RGB_MAX][OMAP3ISP_RGB_MAX];
561 __u16 offset[OMAP3ISP_RGB_MAX];
562};
563
564/**
565 * struct omap3isp_prev_csc - Color Space Conversion from RGB-YCbYCr
566 * @matrix: Color space conversion coefficients(S10Q8)
567 * [CSCRY] [CSCGY] [CSCBY]
568 * [CSCRCB] [CSCGCB] [CSCBCB]
569 * [CSCRCR] [CSCGCR] [CSCBCR]
570 * @offset: CSC offset values for Y offset, CB offset and CR offset respectively
571 */
572struct omap3isp_prev_csc {
573 __u16 matrix[OMAP3ISP_RGB_MAX][OMAP3ISP_RGB_MAX];
574 __s16 offset[OMAP3ISP_RGB_MAX];
575};
576
577/**
578 * struct omap3isp_prev_yclimit - Y, C Value Limit
579 * @minC: Minimum C value
580 * @maxC: Maximum C value
581 * @minY: Minimum Y value
582 * @maxY: Maximum Y value
583 */
584struct omap3isp_prev_yclimit {
585 __u8 minC;
586 __u8 maxC;
587 __u8 minY;
588 __u8 maxY;
589};
590
591/**
592 * struct omap3isp_prev_dcor - Defect correction
593 * @couplet_mode_en: Flag to enable or disable the couplet dc Correction in NF
594 * @detect_correct: Thresholds for correction bit 0:10 detect 16:25 correct
595 */
596struct omap3isp_prev_dcor {
597 __u8 couplet_mode_en;
598 __u32 detect_correct[OMAP3ISP_PREV_DETECT_CORRECT_CHANNELS];
599};
600
601/**
602 * struct omap3isp_prev_nf - Noise Filter
603 * @spread: Spread value to be used in Noise Filter
604 * @table: Pointer to the Noise Filter table
605 */
606struct omap3isp_prev_nf {
607 __u8 spread;
608 __u32 table[OMAP3ISP_PREV_NF_TBL_SIZE];
609};
610
611/**
612 * struct omap3isp_prev_gtables - Gamma correction tables
613 * @red: Array for red gamma table.
614 * @green: Array for green gamma table.
615 * @blue: Array for blue gamma table.
616 */
617struct omap3isp_prev_gtables {
618 __u32 red[OMAP3ISP_PREV_GAMMA_TBL_SIZE];
619 __u32 green[OMAP3ISP_PREV_GAMMA_TBL_SIZE];
620 __u32 blue[OMAP3ISP_PREV_GAMMA_TBL_SIZE];
621};
622
623/**
624 * struct omap3isp_prev_luma - Luma enhancement
625 * @table: Array for luma enhancement table.
626 */
627struct omap3isp_prev_luma {
628 __u32 table[OMAP3ISP_PREV_YENH_TBL_SIZE];
629};
630
631/**
632 * struct omap3isp_prev_update_config - Preview engine configuration (user)
633 * @update: Specifies which ISP Preview registers should be updated.
634 * @flag: Specifies which ISP Preview functions should be enabled.
635 * @shading_shift: 3bit value of shift used in shading compensation.
636 * @luma: Pointer to luma enhancement structure.
637 * @hmed: Pointer to structure containing the odd and even distance.
638 * between the pixels in the image along with the filter threshold.
639 * @cfa: Pointer to structure containing the CFA interpolation table, CFA.
640 * format in the image, vertical and horizontal gradient threshold.
641 * @csup: Pointer to Structure for Chrominance Suppression coefficients.
642 * @wbal: Pointer to structure for White Balance.
643 * @blkadj: Pointer to structure for Black Adjustment.
644 * @rgb2rgb: Pointer to structure for RGB to RGB Blending.
645 * @csc: Pointer to structure for Color Space Conversion from RGB-YCbYCr.
646 * @yclimit: Pointer to structure for Y, C Value Limit.
647 * @dcor: Pointer to structure for defect correction.
648 * @nf: Pointer to structure for Noise Filter
649 * @gamma: Pointer to gamma structure.
650 */
651struct omap3isp_prev_update_config {
652 __u32 update;
653 __u32 flag;
654 __u32 shading_shift;
655 struct omap3isp_prev_luma __user *luma;
656 struct omap3isp_prev_hmed __user *hmed;
657 struct omap3isp_prev_cfa __user *cfa;
658 struct omap3isp_prev_csup __user *csup;
659 struct omap3isp_prev_wbal __user *wbal;
660 struct omap3isp_prev_blkadj __user *blkadj;
661 struct omap3isp_prev_rgbtorgb __user *rgb2rgb;
662 struct omap3isp_prev_csc __user *csc;
663 struct omap3isp_prev_yclimit __user *yclimit;
664 struct omap3isp_prev_dcor __user *dcor;
665 struct omap3isp_prev_nf __user *nf;
666 struct omap3isp_prev_gtables __user *gamma;
667};
668
669#endif /* OMAP3_ISP_USER_H */