]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * IRQ subsystem internal functions and variables: | |
dbec07ba TG |
3 | * |
4 | * Do not ever include this file from anything else than | |
5 | * kernel/irq/. Do not even think about using any information outside | |
6 | * of this file for your non core code. | |
1da177e4 | 7 | */ |
e144710b | 8 | #include <linux/irqdesc.h> |
1da177e4 | 9 | |
c1ee6264 TG |
10 | #ifdef CONFIG_SPARSE_IRQ |
11 | # define IRQ_BITMAP_BITS (NR_IRQS + 8196) | |
12 | #else | |
13 | # define IRQ_BITMAP_BITS NR_IRQS | |
14 | #endif | |
15 | ||
dbec07ba TG |
16 | #define istate core_internal_state__do_not_mess_with_it |
17 | ||
1da177e4 LT |
18 | extern int noirqdebug; |
19 | ||
1535dfac TG |
20 | /* |
21 | * Bits used by threaded handlers: | |
22 | * IRQTF_RUNTHREAD - signals that the interrupt handler thread should run | |
23 | * IRQTF_DIED - handler thread died | |
24 | * IRQTF_WARNED - warning "IRQ_WAKE_THREAD w/o thread_fn" has been printed | |
25 | * IRQTF_AFFINITY - irq thread is requested to adjust affinity | |
26 | */ | |
27 | enum { | |
28 | IRQTF_RUNTHREAD, | |
29 | IRQTF_DIED, | |
30 | IRQTF_WARNED, | |
31 | IRQTF_AFFINITY, | |
32 | }; | |
33 | ||
bd062e76 TG |
34 | /* |
35 | * Bit masks for desc->state | |
36 | * | |
37 | * IRQS_AUTODETECT - autodetection in progress | |
7acdd53e TG |
38 | * IRQS_SPURIOUS_DISABLED - was disabled due to spurious interrupt |
39 | * detection | |
6954b75b | 40 | * IRQS_POLL_INPROGRESS - polling in progress |
009b4c3b | 41 | * IRQS_INPROGRESS - Interrupt in progress |
3d67baec | 42 | * IRQS_ONESHOT - irq is not unmasked in primary handler |
163ef309 TG |
43 | * IRQS_REPLAY - irq is replayed |
44 | * IRQS_WAITING - irq is waiting | |
c1594b77 | 45 | * IRQS_DISABLED - irq is disabled |
2a0d6fb3 | 46 | * IRQS_PENDING - irq is pending and replayed later |
6e40262e | 47 | * IRQS_MASKED - irq is masked |
c531e836 | 48 | * IRQS_SUSPENDED - irq is suspended |
6d2cd17f | 49 | * IRQS_WAKEUP - irq triggers system wakeup from suspend |
bd062e76 TG |
50 | */ |
51 | enum { | |
52 | IRQS_AUTODETECT = 0x00000001, | |
7acdd53e | 53 | IRQS_SPURIOUS_DISABLED = 0x00000002, |
6954b75b | 54 | IRQS_POLL_INPROGRESS = 0x00000008, |
009b4c3b | 55 | IRQS_INPROGRESS = 0x00000010, |
3d67baec | 56 | IRQS_ONESHOT = 0x00000020, |
163ef309 TG |
57 | IRQS_REPLAY = 0x00000040, |
58 | IRQS_WAITING = 0x00000080, | |
c1594b77 | 59 | IRQS_DISABLED = 0x00000100, |
2a0d6fb3 | 60 | IRQS_PENDING = 0x00000200, |
6e40262e | 61 | IRQS_MASKED = 0x00000400, |
c531e836 | 62 | IRQS_SUSPENDED = 0x00000800, |
6d2cd17f | 63 | IRQS_WAKEUP = 0x00001000, |
bd062e76 TG |
64 | }; |
65 | ||
1ce6068d TG |
66 | #include "compat.h" |
67 | #include "debug.h" | |
68 | #include "settings.h" | |
69 | ||
a77c4635 TG |
70 | #define irq_data_to_desc(data) container_of(data, struct irq_desc, irq_data) |
71 | ||
6a6de9ef TG |
72 | /* Set default functions for irq_chip structures: */ |
73 | extern void irq_chip_set_defaults(struct irq_chip *chip); | |
74 | ||
75 | /* Set default handler: */ | |
76 | extern void compat_irq_chip_set_default_handler(struct irq_desc *desc); | |
77 | ||
0c5d1eb7 DB |
78 | extern int __irq_set_trigger(struct irq_desc *desc, unsigned int irq, |
79 | unsigned long flags); | |
0a0c5168 RW |
80 | extern void __disable_irq(struct irq_desc *desc, unsigned int irq, bool susp); |
81 | extern void __enable_irq(struct irq_desc *desc, unsigned int irq, bool resume); | |
0c5d1eb7 | 82 | |
46999238 TG |
83 | extern int irq_startup(struct irq_desc *desc); |
84 | extern void irq_shutdown(struct irq_desc *desc); | |
87923470 TG |
85 | extern void irq_enable(struct irq_desc *desc); |
86 | extern void irq_disable(struct irq_desc *desc); | |
46999238 | 87 | |
85ac16d0 | 88 | extern void init_kstat_irqs(struct irq_desc *desc, int node, int nr); |
0fa0ebbf | 89 | |
4912609f TG |
90 | irqreturn_t handle_irq_event_percpu(struct irq_desc *desc, struct irqaction *action); |
91 | irqreturn_t handle_irq_event(struct irq_desc *desc); | |
92 | ||
e144710b TG |
93 | /* Resending of interrupts :*/ |
94 | void check_irq_resend(struct irq_desc *desc, unsigned int irq); | |
fe200ae4 | 95 | bool irq_wait_for_poll(struct irq_desc *desc); |
e144710b | 96 | |
1da177e4 | 97 | #ifdef CONFIG_PROC_FS |
2c6927a3 | 98 | extern void register_irq_proc(unsigned int irq, struct irq_desc *desc); |
13bfe99e | 99 | extern void unregister_irq_proc(unsigned int irq, struct irq_desc *desc); |
1da177e4 LT |
100 | extern void register_handler_proc(unsigned int irq, struct irqaction *action); |
101 | extern void unregister_handler_proc(unsigned int irq, struct irqaction *action); | |
102 | #else | |
2c6927a3 | 103 | static inline void register_irq_proc(unsigned int irq, struct irq_desc *desc) { } |
13bfe99e | 104 | static inline void unregister_irq_proc(unsigned int irq, struct irq_desc *desc) { } |
1da177e4 LT |
105 | static inline void register_handler_proc(unsigned int irq, |
106 | struct irqaction *action) { } | |
107 | static inline void unregister_handler_proc(unsigned int irq, | |
108 | struct irqaction *action) { } | |
109 | #endif | |
110 | ||
3b8249e7 | 111 | extern int irq_select_affinity_usr(unsigned int irq, struct cpumask *mask); |
f6d87f4b | 112 | |
591d2fb0 | 113 | extern void irq_set_thread_affinity(struct irq_desc *desc); |
57b150cc | 114 | |
70aedd24 | 115 | /* Inline functions for support of irq chips on slow busses */ |
3876ec9e | 116 | static inline void chip_bus_lock(struct irq_desc *desc) |
70aedd24 | 117 | { |
3876ec9e TG |
118 | if (unlikely(desc->irq_data.chip->irq_bus_lock)) |
119 | desc->irq_data.chip->irq_bus_lock(&desc->irq_data); | |
70aedd24 TG |
120 | } |
121 | ||
3876ec9e | 122 | static inline void chip_bus_sync_unlock(struct irq_desc *desc) |
70aedd24 | 123 | { |
3876ec9e TG |
124 | if (unlikely(desc->irq_data.chip->irq_bus_sync_unlock)) |
125 | desc->irq_data.chip->irq_bus_sync_unlock(&desc->irq_data); | |
70aedd24 TG |
126 | } |
127 | ||
f230b6d5 TG |
128 | /* |
129 | * Manipulation functions for irq_data.state | |
130 | */ | |
131 | static inline void irqd_set_move_pending(struct irq_data *d) | |
132 | { | |
133 | d->state_use_accessors |= IRQD_SETAFFINITY_PENDING; | |
134 | irq_compat_set_move_pending(irq_data_to_desc(d)); | |
135 | } | |
136 | ||
137 | static inline void irqd_clr_move_pending(struct irq_data *d) | |
138 | { | |
139 | d->state_use_accessors &= ~IRQD_SETAFFINITY_PENDING; | |
140 | irq_compat_clr_move_pending(irq_data_to_desc(d)); | |
141 | } | |
a005677b TG |
142 | |
143 | static inline void irqd_clear(struct irq_data *d, unsigned int mask) | |
144 | { | |
145 | d->state_use_accessors &= ~mask; | |
146 | } | |
147 | ||
148 | static inline void irqd_set(struct irq_data *d, unsigned int mask) | |
149 | { | |
150 | d->state_use_accessors |= mask; | |
151 | } | |
152 | ||
2bdd1055 TG |
153 | static inline bool irqd_has_set(struct irq_data *d, unsigned int mask) |
154 | { | |
155 | return d->state_use_accessors & mask; | |
156 | } |