]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/kernel/irq/manage.c | |
3 | * | |
a34db9b2 IM |
4 | * Copyright (C) 1992, 1998-2006 Linus Torvalds, Ingo Molnar |
5 | * Copyright (C) 2005-2006 Thomas Gleixner | |
1da177e4 LT |
6 | * |
7 | * This file contains driver APIs to the irq subsystem. | |
8 | */ | |
9 | ||
97fd75b7 AM |
10 | #define pr_fmt(fmt) "genirq: " fmt |
11 | ||
1da177e4 | 12 | #include <linux/irq.h> |
3aa551c9 | 13 | #include <linux/kthread.h> |
1da177e4 LT |
14 | #include <linux/module.h> |
15 | #include <linux/random.h> | |
16 | #include <linux/interrupt.h> | |
1aeb272c | 17 | #include <linux/slab.h> |
3aa551c9 | 18 | #include <linux/sched.h> |
8bd75c77 | 19 | #include <linux/sched/rt.h> |
4d1d61a6 | 20 | #include <linux/task_work.h> |
1da177e4 LT |
21 | |
22 | #include "internals.h" | |
23 | ||
8d32a307 TG |
24 | #ifdef CONFIG_IRQ_FORCED_THREADING |
25 | __read_mostly bool force_irqthreads; | |
26 | ||
27 | static int __init setup_forced_irqthreads(char *arg) | |
28 | { | |
29 | force_irqthreads = true; | |
30 | return 0; | |
31 | } | |
32 | early_param("threadirqs", setup_forced_irqthreads); | |
33 | #endif | |
34 | ||
18258f72 | 35 | static void __synchronize_hardirq(struct irq_desc *desc) |
1da177e4 | 36 | { |
32f4125e | 37 | bool inprogress; |
1da177e4 | 38 | |
a98ce5c6 HX |
39 | do { |
40 | unsigned long flags; | |
41 | ||
42 | /* | |
43 | * Wait until we're out of the critical section. This might | |
44 | * give the wrong answer due to the lack of memory barriers. | |
45 | */ | |
32f4125e | 46 | while (irqd_irq_inprogress(&desc->irq_data)) |
a98ce5c6 HX |
47 | cpu_relax(); |
48 | ||
49 | /* Ok, that indicated we're done: double-check carefully. */ | |
239007b8 | 50 | raw_spin_lock_irqsave(&desc->lock, flags); |
32f4125e | 51 | inprogress = irqd_irq_inprogress(&desc->irq_data); |
239007b8 | 52 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
a98ce5c6 HX |
53 | |
54 | /* Oops, that failed? */ | |
32f4125e | 55 | } while (inprogress); |
18258f72 TG |
56 | } |
57 | ||
58 | /** | |
59 | * synchronize_hardirq - wait for pending hard IRQ handlers (on other CPUs) | |
60 | * @irq: interrupt number to wait for | |
61 | * | |
62 | * This function waits for any pending hard IRQ handlers for this | |
63 | * interrupt to complete before returning. If you use this | |
64 | * function while holding a resource the IRQ handler may need you | |
65 | * will deadlock. It does not take associated threaded handlers | |
66 | * into account. | |
67 | * | |
68 | * Do not use this for shutdown scenarios where you must be sure | |
69 | * that all parts (hardirq and threaded handler) have completed. | |
70 | * | |
02cea395 PZ |
71 | * Returns: false if a threaded handler is active. |
72 | * | |
18258f72 TG |
73 | * This function may be called - with care - from IRQ context. |
74 | */ | |
02cea395 | 75 | bool synchronize_hardirq(unsigned int irq) |
18258f72 TG |
76 | { |
77 | struct irq_desc *desc = irq_to_desc(irq); | |
3aa551c9 | 78 | |
02cea395 | 79 | if (desc) { |
18258f72 | 80 | __synchronize_hardirq(desc); |
02cea395 PZ |
81 | return !atomic_read(&desc->threads_active); |
82 | } | |
83 | ||
84 | return true; | |
18258f72 TG |
85 | } |
86 | EXPORT_SYMBOL(synchronize_hardirq); | |
87 | ||
88 | /** | |
89 | * synchronize_irq - wait for pending IRQ handlers (on other CPUs) | |
90 | * @irq: interrupt number to wait for | |
91 | * | |
92 | * This function waits for any pending IRQ handlers for this interrupt | |
93 | * to complete before returning. If you use this function while | |
94 | * holding a resource the IRQ handler may need you will deadlock. | |
95 | * | |
96 | * This function may be called - with care - from IRQ context. | |
97 | */ | |
98 | void synchronize_irq(unsigned int irq) | |
99 | { | |
100 | struct irq_desc *desc = irq_to_desc(irq); | |
101 | ||
102 | if (desc) { | |
103 | __synchronize_hardirq(desc); | |
104 | /* | |
105 | * We made sure that no hardirq handler is | |
106 | * running. Now verify that no threaded handlers are | |
107 | * active. | |
108 | */ | |
109 | wait_event(desc->wait_for_threads, | |
110 | !atomic_read(&desc->threads_active)); | |
111 | } | |
1da177e4 | 112 | } |
1da177e4 LT |
113 | EXPORT_SYMBOL(synchronize_irq); |
114 | ||
3aa551c9 TG |
115 | #ifdef CONFIG_SMP |
116 | cpumask_var_t irq_default_affinity; | |
117 | ||
e019c249 JL |
118 | static int __irq_can_set_affinity(struct irq_desc *desc) |
119 | { | |
120 | if (!desc || !irqd_can_balance(&desc->irq_data) || | |
121 | !desc->irq_data.chip || !desc->irq_data.chip->irq_set_affinity) | |
122 | return 0; | |
123 | return 1; | |
124 | } | |
125 | ||
771ee3b0 TG |
126 | /** |
127 | * irq_can_set_affinity - Check if the affinity of a given irq can be set | |
128 | * @irq: Interrupt to check | |
129 | * | |
130 | */ | |
131 | int irq_can_set_affinity(unsigned int irq) | |
132 | { | |
e019c249 | 133 | return __irq_can_set_affinity(irq_to_desc(irq)); |
771ee3b0 TG |
134 | } |
135 | ||
591d2fb0 TG |
136 | /** |
137 | * irq_set_thread_affinity - Notify irq threads to adjust affinity | |
138 | * @desc: irq descriptor which has affitnity changed | |
139 | * | |
140 | * We just set IRQTF_AFFINITY and delegate the affinity setting | |
141 | * to the interrupt thread itself. We can not call | |
142 | * set_cpus_allowed_ptr() here as we hold desc->lock and this | |
143 | * code can be called from hard interrupt context. | |
144 | */ | |
145 | void irq_set_thread_affinity(struct irq_desc *desc) | |
3aa551c9 | 146 | { |
f944b5a7 | 147 | struct irqaction *action; |
3aa551c9 | 148 | |
f944b5a7 | 149 | for_each_action_of_desc(desc, action) |
3aa551c9 | 150 | if (action->thread) |
591d2fb0 | 151 | set_bit(IRQTF_AFFINITY, &action->thread_flags); |
3aa551c9 TG |
152 | } |
153 | ||
1fa46f1f | 154 | #ifdef CONFIG_GENERIC_PENDING_IRQ |
0ef5ca1e | 155 | static inline bool irq_can_move_pcntxt(struct irq_data *data) |
1fa46f1f | 156 | { |
0ef5ca1e | 157 | return irqd_can_move_in_process_context(data); |
1fa46f1f | 158 | } |
0ef5ca1e | 159 | static inline bool irq_move_pending(struct irq_data *data) |
1fa46f1f | 160 | { |
0ef5ca1e | 161 | return irqd_is_setaffinity_pending(data); |
1fa46f1f TG |
162 | } |
163 | static inline void | |
164 | irq_copy_pending(struct irq_desc *desc, const struct cpumask *mask) | |
165 | { | |
166 | cpumask_copy(desc->pending_mask, mask); | |
167 | } | |
168 | static inline void | |
169 | irq_get_pending(struct cpumask *mask, struct irq_desc *desc) | |
170 | { | |
171 | cpumask_copy(mask, desc->pending_mask); | |
172 | } | |
173 | #else | |
0ef5ca1e | 174 | static inline bool irq_can_move_pcntxt(struct irq_data *data) { return true; } |
cd22c0e4 | 175 | static inline bool irq_move_pending(struct irq_data *data) { return false; } |
1fa46f1f TG |
176 | static inline void |
177 | irq_copy_pending(struct irq_desc *desc, const struct cpumask *mask) { } | |
178 | static inline void | |
179 | irq_get_pending(struct cpumask *mask, struct irq_desc *desc) { } | |
180 | #endif | |
181 | ||
818b0f3b JL |
182 | int irq_do_set_affinity(struct irq_data *data, const struct cpumask *mask, |
183 | bool force) | |
184 | { | |
185 | struct irq_desc *desc = irq_data_to_desc(data); | |
186 | struct irq_chip *chip = irq_data_get_irq_chip(data); | |
187 | int ret; | |
188 | ||
01f8fa4f | 189 | ret = chip->irq_set_affinity(data, mask, force); |
818b0f3b JL |
190 | switch (ret) { |
191 | case IRQ_SET_MASK_OK: | |
2cb62547 | 192 | case IRQ_SET_MASK_OK_DONE: |
9df872fa | 193 | cpumask_copy(desc->irq_common_data.affinity, mask); |
818b0f3b JL |
194 | case IRQ_SET_MASK_OK_NOCOPY: |
195 | irq_set_thread_affinity(desc); | |
196 | ret = 0; | |
197 | } | |
198 | ||
199 | return ret; | |
200 | } | |
201 | ||
01f8fa4f TG |
202 | int irq_set_affinity_locked(struct irq_data *data, const struct cpumask *mask, |
203 | bool force) | |
771ee3b0 | 204 | { |
c2d0c555 DD |
205 | struct irq_chip *chip = irq_data_get_irq_chip(data); |
206 | struct irq_desc *desc = irq_data_to_desc(data); | |
1fa46f1f | 207 | int ret = 0; |
771ee3b0 | 208 | |
c2d0c555 | 209 | if (!chip || !chip->irq_set_affinity) |
771ee3b0 TG |
210 | return -EINVAL; |
211 | ||
0ef5ca1e | 212 | if (irq_can_move_pcntxt(data)) { |
01f8fa4f | 213 | ret = irq_do_set_affinity(data, mask, force); |
1fa46f1f | 214 | } else { |
c2d0c555 | 215 | irqd_set_move_pending(data); |
1fa46f1f | 216 | irq_copy_pending(desc, mask); |
57b150cc | 217 | } |
1fa46f1f | 218 | |
cd7eab44 BH |
219 | if (desc->affinity_notify) { |
220 | kref_get(&desc->affinity_notify->kref); | |
221 | schedule_work(&desc->affinity_notify->work); | |
222 | } | |
c2d0c555 DD |
223 | irqd_set(data, IRQD_AFFINITY_SET); |
224 | ||
225 | return ret; | |
226 | } | |
227 | ||
01f8fa4f | 228 | int __irq_set_affinity(unsigned int irq, const struct cpumask *mask, bool force) |
c2d0c555 DD |
229 | { |
230 | struct irq_desc *desc = irq_to_desc(irq); | |
231 | unsigned long flags; | |
232 | int ret; | |
233 | ||
234 | if (!desc) | |
235 | return -EINVAL; | |
236 | ||
237 | raw_spin_lock_irqsave(&desc->lock, flags); | |
01f8fa4f | 238 | ret = irq_set_affinity_locked(irq_desc_get_irq_data(desc), mask, force); |
239007b8 | 239 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
1fa46f1f | 240 | return ret; |
771ee3b0 TG |
241 | } |
242 | ||
e7a297b0 PWJ |
243 | int irq_set_affinity_hint(unsigned int irq, const struct cpumask *m) |
244 | { | |
e7a297b0 | 245 | unsigned long flags; |
31d9d9b6 | 246 | struct irq_desc *desc = irq_get_desc_lock(irq, &flags, IRQ_GET_DESC_CHECK_GLOBAL); |
e7a297b0 PWJ |
247 | |
248 | if (!desc) | |
249 | return -EINVAL; | |
e7a297b0 | 250 | desc->affinity_hint = m; |
02725e74 | 251 | irq_put_desc_unlock(desc, flags); |
e2e64a93 | 252 | /* set the initial affinity to prevent every interrupt being on CPU0 */ |
4fe7ffb7 JB |
253 | if (m) |
254 | __irq_set_affinity(irq, m, false); | |
e7a297b0 PWJ |
255 | return 0; |
256 | } | |
257 | EXPORT_SYMBOL_GPL(irq_set_affinity_hint); | |
258 | ||
cd7eab44 BH |
259 | static void irq_affinity_notify(struct work_struct *work) |
260 | { | |
261 | struct irq_affinity_notify *notify = | |
262 | container_of(work, struct irq_affinity_notify, work); | |
263 | struct irq_desc *desc = irq_to_desc(notify->irq); | |
264 | cpumask_var_t cpumask; | |
265 | unsigned long flags; | |
266 | ||
1fa46f1f | 267 | if (!desc || !alloc_cpumask_var(&cpumask, GFP_KERNEL)) |
cd7eab44 BH |
268 | goto out; |
269 | ||
270 | raw_spin_lock_irqsave(&desc->lock, flags); | |
0ef5ca1e | 271 | if (irq_move_pending(&desc->irq_data)) |
1fa46f1f | 272 | irq_get_pending(cpumask, desc); |
cd7eab44 | 273 | else |
9df872fa | 274 | cpumask_copy(cpumask, desc->irq_common_data.affinity); |
cd7eab44 BH |
275 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
276 | ||
277 | notify->notify(notify, cpumask); | |
278 | ||
279 | free_cpumask_var(cpumask); | |
280 | out: | |
281 | kref_put(¬ify->kref, notify->release); | |
282 | } | |
283 | ||
284 | /** | |
285 | * irq_set_affinity_notifier - control notification of IRQ affinity changes | |
286 | * @irq: Interrupt for which to enable/disable notification | |
287 | * @notify: Context for notification, or %NULL to disable | |
288 | * notification. Function pointers must be initialised; | |
289 | * the other fields will be initialised by this function. | |
290 | * | |
291 | * Must be called in process context. Notification may only be enabled | |
292 | * after the IRQ is allocated and must be disabled before the IRQ is | |
293 | * freed using free_irq(). | |
294 | */ | |
295 | int | |
296 | irq_set_affinity_notifier(unsigned int irq, struct irq_affinity_notify *notify) | |
297 | { | |
298 | struct irq_desc *desc = irq_to_desc(irq); | |
299 | struct irq_affinity_notify *old_notify; | |
300 | unsigned long flags; | |
301 | ||
302 | /* The release function is promised process context */ | |
303 | might_sleep(); | |
304 | ||
305 | if (!desc) | |
306 | return -EINVAL; | |
307 | ||
308 | /* Complete initialisation of *notify */ | |
309 | if (notify) { | |
310 | notify->irq = irq; | |
311 | kref_init(¬ify->kref); | |
312 | INIT_WORK(¬ify->work, irq_affinity_notify); | |
313 | } | |
314 | ||
315 | raw_spin_lock_irqsave(&desc->lock, flags); | |
316 | old_notify = desc->affinity_notify; | |
317 | desc->affinity_notify = notify; | |
318 | raw_spin_unlock_irqrestore(&desc->lock, flags); | |
319 | ||
320 | if (old_notify) | |
321 | kref_put(&old_notify->kref, old_notify->release); | |
322 | ||
323 | return 0; | |
324 | } | |
325 | EXPORT_SYMBOL_GPL(irq_set_affinity_notifier); | |
326 | ||
18404756 MK |
327 | #ifndef CONFIG_AUTO_IRQ_AFFINITY |
328 | /* | |
329 | * Generic version of the affinity autoselector. | |
330 | */ | |
a8a98eac | 331 | static int setup_affinity(struct irq_desc *desc, struct cpumask *mask) |
18404756 | 332 | { |
569bda8d | 333 | struct cpumask *set = irq_default_affinity; |
6783011b | 334 | int node = irq_desc_get_node(desc); |
569bda8d | 335 | |
b008207c | 336 | /* Excludes PER_CPU and NO_BALANCE interrupts */ |
e019c249 | 337 | if (!__irq_can_set_affinity(desc)) |
18404756 MK |
338 | return 0; |
339 | ||
f6d87f4b TG |
340 | /* |
341 | * Preserve an userspace affinity setup, but make sure that | |
342 | * one of the targets is online. | |
343 | */ | |
2bdd1055 | 344 | if (irqd_has_set(&desc->irq_data, IRQD_AFFINITY_SET)) { |
9df872fa | 345 | if (cpumask_intersects(desc->irq_common_data.affinity, |
569bda8d | 346 | cpu_online_mask)) |
9df872fa | 347 | set = desc->irq_common_data.affinity; |
0c6f8a8b | 348 | else |
2bdd1055 | 349 | irqd_clear(&desc->irq_data, IRQD_AFFINITY_SET); |
f6d87f4b | 350 | } |
18404756 | 351 | |
3b8249e7 | 352 | cpumask_and(mask, cpu_online_mask, set); |
241fc640 PB |
353 | if (node != NUMA_NO_NODE) { |
354 | const struct cpumask *nodemask = cpumask_of_node(node); | |
355 | ||
356 | /* make sure at least one of the cpus in nodemask is online */ | |
357 | if (cpumask_intersects(mask, nodemask)) | |
358 | cpumask_and(mask, mask, nodemask); | |
359 | } | |
818b0f3b | 360 | irq_do_set_affinity(&desc->irq_data, mask, false); |
18404756 MK |
361 | return 0; |
362 | } | |
f6d87f4b | 363 | #else |
a8a98eac JL |
364 | /* Wrapper for ALPHA specific affinity selector magic */ |
365 | static inline int setup_affinity(struct irq_desc *d, struct cpumask *mask) | |
f6d87f4b | 366 | { |
a8a98eac | 367 | return irq_select_affinity(irq_desc_get_irq(d)); |
f6d87f4b | 368 | } |
18404756 MK |
369 | #endif |
370 | ||
f6d87f4b TG |
371 | /* |
372 | * Called when affinity is set via /proc/irq | |
373 | */ | |
3b8249e7 | 374 | int irq_select_affinity_usr(unsigned int irq, struct cpumask *mask) |
f6d87f4b TG |
375 | { |
376 | struct irq_desc *desc = irq_to_desc(irq); | |
377 | unsigned long flags; | |
378 | int ret; | |
379 | ||
239007b8 | 380 | raw_spin_lock_irqsave(&desc->lock, flags); |
a8a98eac | 381 | ret = setup_affinity(desc, mask); |
239007b8 | 382 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
f6d87f4b TG |
383 | return ret; |
384 | } | |
385 | ||
386 | #else | |
3b8249e7 | 387 | static inline int |
a8a98eac | 388 | setup_affinity(struct irq_desc *desc, struct cpumask *mask) |
f6d87f4b TG |
389 | { |
390 | return 0; | |
391 | } | |
1da177e4 LT |
392 | #endif |
393 | ||
fcf1ae2f FW |
394 | /** |
395 | * irq_set_vcpu_affinity - Set vcpu affinity for the interrupt | |
396 | * @irq: interrupt number to set affinity | |
397 | * @vcpu_info: vCPU specific data | |
398 | * | |
399 | * This function uses the vCPU specific data to set the vCPU | |
400 | * affinity for an irq. The vCPU specific data is passed from | |
401 | * outside, such as KVM. One example code path is as below: | |
402 | * KVM -> IOMMU -> irq_set_vcpu_affinity(). | |
403 | */ | |
404 | int irq_set_vcpu_affinity(unsigned int irq, void *vcpu_info) | |
405 | { | |
406 | unsigned long flags; | |
407 | struct irq_desc *desc = irq_get_desc_lock(irq, &flags, 0); | |
408 | struct irq_data *data; | |
409 | struct irq_chip *chip; | |
410 | int ret = -ENOSYS; | |
411 | ||
412 | if (!desc) | |
413 | return -EINVAL; | |
414 | ||
415 | data = irq_desc_get_irq_data(desc); | |
416 | chip = irq_data_get_irq_chip(data); | |
417 | if (chip && chip->irq_set_vcpu_affinity) | |
418 | ret = chip->irq_set_vcpu_affinity(data, vcpu_info); | |
419 | irq_put_desc_unlock(desc, flags); | |
420 | ||
421 | return ret; | |
422 | } | |
423 | EXPORT_SYMBOL_GPL(irq_set_vcpu_affinity); | |
424 | ||
79ff1cda | 425 | void __disable_irq(struct irq_desc *desc) |
0a0c5168 | 426 | { |
3aae994f | 427 | if (!desc->depth++) |
87923470 | 428 | irq_disable(desc); |
0a0c5168 RW |
429 | } |
430 | ||
02725e74 TG |
431 | static int __disable_irq_nosync(unsigned int irq) |
432 | { | |
433 | unsigned long flags; | |
31d9d9b6 | 434 | struct irq_desc *desc = irq_get_desc_buslock(irq, &flags, IRQ_GET_DESC_CHECK_GLOBAL); |
02725e74 TG |
435 | |
436 | if (!desc) | |
437 | return -EINVAL; | |
79ff1cda | 438 | __disable_irq(desc); |
02725e74 TG |
439 | irq_put_desc_busunlock(desc, flags); |
440 | return 0; | |
441 | } | |
442 | ||
1da177e4 LT |
443 | /** |
444 | * disable_irq_nosync - disable an irq without waiting | |
445 | * @irq: Interrupt to disable | |
446 | * | |
447 | * Disable the selected interrupt line. Disables and Enables are | |
448 | * nested. | |
449 | * Unlike disable_irq(), this function does not ensure existing | |
450 | * instances of the IRQ handler have completed before returning. | |
451 | * | |
452 | * This function may be called from IRQ context. | |
453 | */ | |
454 | void disable_irq_nosync(unsigned int irq) | |
455 | { | |
02725e74 | 456 | __disable_irq_nosync(irq); |
1da177e4 | 457 | } |
1da177e4 LT |
458 | EXPORT_SYMBOL(disable_irq_nosync); |
459 | ||
460 | /** | |
461 | * disable_irq - disable an irq and wait for completion | |
462 | * @irq: Interrupt to disable | |
463 | * | |
464 | * Disable the selected interrupt line. Enables and Disables are | |
465 | * nested. | |
466 | * This function waits for any pending IRQ handlers for this interrupt | |
467 | * to complete before returning. If you use this function while | |
468 | * holding a resource the IRQ handler may need you will deadlock. | |
469 | * | |
470 | * This function may be called - with care - from IRQ context. | |
471 | */ | |
472 | void disable_irq(unsigned int irq) | |
473 | { | |
02725e74 | 474 | if (!__disable_irq_nosync(irq)) |
1da177e4 LT |
475 | synchronize_irq(irq); |
476 | } | |
1da177e4 LT |
477 | EXPORT_SYMBOL(disable_irq); |
478 | ||
02cea395 PZ |
479 | /** |
480 | * disable_hardirq - disables an irq and waits for hardirq completion | |
481 | * @irq: Interrupt to disable | |
482 | * | |
483 | * Disable the selected interrupt line. Enables and Disables are | |
484 | * nested. | |
485 | * This function waits for any pending hard IRQ handlers for this | |
486 | * interrupt to complete before returning. If you use this function while | |
487 | * holding a resource the hard IRQ handler may need you will deadlock. | |
488 | * | |
489 | * When used to optimistically disable an interrupt from atomic context | |
490 | * the return value must be checked. | |
491 | * | |
492 | * Returns: false if a threaded handler is active. | |
493 | * | |
494 | * This function may be called - with care - from IRQ context. | |
495 | */ | |
496 | bool disable_hardirq(unsigned int irq) | |
497 | { | |
498 | if (!__disable_irq_nosync(irq)) | |
499 | return synchronize_hardirq(irq); | |
500 | ||
501 | return false; | |
502 | } | |
503 | EXPORT_SYMBOL_GPL(disable_hardirq); | |
504 | ||
79ff1cda | 505 | void __enable_irq(struct irq_desc *desc) |
1adb0850 TG |
506 | { |
507 | switch (desc->depth) { | |
508 | case 0: | |
0a0c5168 | 509 | err_out: |
79ff1cda JL |
510 | WARN(1, KERN_WARNING "Unbalanced enable for IRQ %d\n", |
511 | irq_desc_get_irq(desc)); | |
1adb0850 TG |
512 | break; |
513 | case 1: { | |
c531e836 | 514 | if (desc->istate & IRQS_SUSPENDED) |
0a0c5168 | 515 | goto err_out; |
1adb0850 | 516 | /* Prevent probing on this irq: */ |
1ccb4e61 | 517 | irq_settings_set_noprobe(desc); |
3aae994f | 518 | irq_enable(desc); |
0798abeb | 519 | check_irq_resend(desc); |
1adb0850 TG |
520 | /* fall-through */ |
521 | } | |
522 | default: | |
523 | desc->depth--; | |
524 | } | |
525 | } | |
526 | ||
1da177e4 LT |
527 | /** |
528 | * enable_irq - enable handling of an irq | |
529 | * @irq: Interrupt to enable | |
530 | * | |
531 | * Undoes the effect of one call to disable_irq(). If this | |
532 | * matches the last disable, processing of interrupts on this | |
533 | * IRQ line is re-enabled. | |
534 | * | |
70aedd24 | 535 | * This function may be called from IRQ context only when |
6b8ff312 | 536 | * desc->irq_data.chip->bus_lock and desc->chip->bus_sync_unlock are NULL ! |
1da177e4 LT |
537 | */ |
538 | void enable_irq(unsigned int irq) | |
539 | { | |
1da177e4 | 540 | unsigned long flags; |
31d9d9b6 | 541 | struct irq_desc *desc = irq_get_desc_buslock(irq, &flags, IRQ_GET_DESC_CHECK_GLOBAL); |
1da177e4 | 542 | |
7d94f7ca | 543 | if (!desc) |
c2b5a251 | 544 | return; |
50f7c032 TG |
545 | if (WARN(!desc->irq_data.chip, |
546 | KERN_ERR "enable_irq before setup/request_irq: irq %u\n", irq)) | |
02725e74 | 547 | goto out; |
2656c366 | 548 | |
79ff1cda | 549 | __enable_irq(desc); |
02725e74 TG |
550 | out: |
551 | irq_put_desc_busunlock(desc, flags); | |
1da177e4 | 552 | } |
1da177e4 LT |
553 | EXPORT_SYMBOL(enable_irq); |
554 | ||
0c5d1eb7 | 555 | static int set_irq_wake_real(unsigned int irq, unsigned int on) |
2db87321 | 556 | { |
08678b08 | 557 | struct irq_desc *desc = irq_to_desc(irq); |
2db87321 UKK |
558 | int ret = -ENXIO; |
559 | ||
60f96b41 SS |
560 | if (irq_desc_get_chip(desc)->flags & IRQCHIP_SKIP_SET_WAKE) |
561 | return 0; | |
562 | ||
2f7e99bb TG |
563 | if (desc->irq_data.chip->irq_set_wake) |
564 | ret = desc->irq_data.chip->irq_set_wake(&desc->irq_data, on); | |
2db87321 UKK |
565 | |
566 | return ret; | |
567 | } | |
568 | ||
ba9a2331 | 569 | /** |
a0cd9ca2 | 570 | * irq_set_irq_wake - control irq power management wakeup |
ba9a2331 TG |
571 | * @irq: interrupt to control |
572 | * @on: enable/disable power management wakeup | |
573 | * | |
15a647eb DB |
574 | * Enable/disable power management wakeup mode, which is |
575 | * disabled by default. Enables and disables must match, | |
576 | * just as they match for non-wakeup mode support. | |
577 | * | |
578 | * Wakeup mode lets this IRQ wake the system from sleep | |
579 | * states like "suspend to RAM". | |
ba9a2331 | 580 | */ |
a0cd9ca2 | 581 | int irq_set_irq_wake(unsigned int irq, unsigned int on) |
ba9a2331 | 582 | { |
ba9a2331 | 583 | unsigned long flags; |
31d9d9b6 | 584 | struct irq_desc *desc = irq_get_desc_buslock(irq, &flags, IRQ_GET_DESC_CHECK_GLOBAL); |
2db87321 | 585 | int ret = 0; |
ba9a2331 | 586 | |
13863a66 JJ |
587 | if (!desc) |
588 | return -EINVAL; | |
589 | ||
15a647eb DB |
590 | /* wakeup-capable irqs can be shared between drivers that |
591 | * don't need to have the same sleep mode behaviors. | |
592 | */ | |
15a647eb | 593 | if (on) { |
2db87321 UKK |
594 | if (desc->wake_depth++ == 0) { |
595 | ret = set_irq_wake_real(irq, on); | |
596 | if (ret) | |
597 | desc->wake_depth = 0; | |
598 | else | |
7f94226f | 599 | irqd_set(&desc->irq_data, IRQD_WAKEUP_STATE); |
2db87321 | 600 | } |
15a647eb DB |
601 | } else { |
602 | if (desc->wake_depth == 0) { | |
7a2c4770 | 603 | WARN(1, "Unbalanced IRQ %d wake disable\n", irq); |
2db87321 UKK |
604 | } else if (--desc->wake_depth == 0) { |
605 | ret = set_irq_wake_real(irq, on); | |
606 | if (ret) | |
607 | desc->wake_depth = 1; | |
608 | else | |
7f94226f | 609 | irqd_clear(&desc->irq_data, IRQD_WAKEUP_STATE); |
2db87321 | 610 | } |
15a647eb | 611 | } |
02725e74 | 612 | irq_put_desc_busunlock(desc, flags); |
ba9a2331 TG |
613 | return ret; |
614 | } | |
a0cd9ca2 | 615 | EXPORT_SYMBOL(irq_set_irq_wake); |
ba9a2331 | 616 | |
1da177e4 LT |
617 | /* |
618 | * Internal function that tells the architecture code whether a | |
619 | * particular irq has been exclusively allocated or is available | |
620 | * for driver use. | |
621 | */ | |
622 | int can_request_irq(unsigned int irq, unsigned long irqflags) | |
623 | { | |
cc8c3b78 | 624 | unsigned long flags; |
31d9d9b6 | 625 | struct irq_desc *desc = irq_get_desc_lock(irq, &flags, 0); |
02725e74 | 626 | int canrequest = 0; |
1da177e4 | 627 | |
7d94f7ca YL |
628 | if (!desc) |
629 | return 0; | |
630 | ||
02725e74 | 631 | if (irq_settings_can_request(desc)) { |
2779db8d BH |
632 | if (!desc->action || |
633 | irqflags & desc->action->flags & IRQF_SHARED) | |
634 | canrequest = 1; | |
02725e74 TG |
635 | } |
636 | irq_put_desc_unlock(desc, flags); | |
637 | return canrequest; | |
1da177e4 LT |
638 | } |
639 | ||
a1ff541a | 640 | int __irq_set_trigger(struct irq_desc *desc, unsigned long flags) |
82736f4d | 641 | { |
6b8ff312 | 642 | struct irq_chip *chip = desc->irq_data.chip; |
d4d5e089 | 643 | int ret, unmask = 0; |
82736f4d | 644 | |
b2ba2c30 | 645 | if (!chip || !chip->irq_set_type) { |
82736f4d UKK |
646 | /* |
647 | * IRQF_TRIGGER_* but the PIC does not support multiple | |
648 | * flow-types? | |
649 | */ | |
a1ff541a JL |
650 | pr_debug("No set_type function for IRQ %d (%s)\n", |
651 | irq_desc_get_irq(desc), | |
f5d89470 | 652 | chip ? (chip->name ? : "unknown") : "unknown"); |
82736f4d UKK |
653 | return 0; |
654 | } | |
655 | ||
876dbd4c | 656 | flags &= IRQ_TYPE_SENSE_MASK; |
d4d5e089 TG |
657 | |
658 | if (chip->flags & IRQCHIP_SET_TYPE_MASKED) { | |
32f4125e | 659 | if (!irqd_irq_masked(&desc->irq_data)) |
d4d5e089 | 660 | mask_irq(desc); |
32f4125e | 661 | if (!irqd_irq_disabled(&desc->irq_data)) |
d4d5e089 TG |
662 | unmask = 1; |
663 | } | |
664 | ||
f2b662da | 665 | /* caller masked out all except trigger mode flags */ |
b2ba2c30 | 666 | ret = chip->irq_set_type(&desc->irq_data, flags); |
82736f4d | 667 | |
876dbd4c TG |
668 | switch (ret) { |
669 | case IRQ_SET_MASK_OK: | |
2cb62547 | 670 | case IRQ_SET_MASK_OK_DONE: |
876dbd4c TG |
671 | irqd_clear(&desc->irq_data, IRQD_TRIGGER_MASK); |
672 | irqd_set(&desc->irq_data, flags); | |
673 | ||
674 | case IRQ_SET_MASK_OK_NOCOPY: | |
675 | flags = irqd_get_trigger_type(&desc->irq_data); | |
676 | irq_settings_set_trigger_mask(desc, flags); | |
677 | irqd_clear(&desc->irq_data, IRQD_LEVEL); | |
678 | irq_settings_clr_level(desc); | |
679 | if (flags & IRQ_TYPE_LEVEL_MASK) { | |
680 | irq_settings_set_level(desc); | |
681 | irqd_set(&desc->irq_data, IRQD_LEVEL); | |
682 | } | |
46732475 | 683 | |
d4d5e089 | 684 | ret = 0; |
8fff39e0 | 685 | break; |
876dbd4c | 686 | default: |
97fd75b7 | 687 | pr_err("Setting trigger mode %lu for irq %u failed (%pF)\n", |
a1ff541a | 688 | flags, irq_desc_get_irq(desc), chip->irq_set_type); |
0c5d1eb7 | 689 | } |
d4d5e089 TG |
690 | if (unmask) |
691 | unmask_irq(desc); | |
82736f4d UKK |
692 | return ret; |
693 | } | |
694 | ||
293a7a0a TG |
695 | #ifdef CONFIG_HARDIRQS_SW_RESEND |
696 | int irq_set_parent(int irq, int parent_irq) | |
697 | { | |
698 | unsigned long flags; | |
699 | struct irq_desc *desc = irq_get_desc_lock(irq, &flags, 0); | |
700 | ||
701 | if (!desc) | |
702 | return -EINVAL; | |
703 | ||
704 | desc->parent_irq = parent_irq; | |
705 | ||
706 | irq_put_desc_unlock(desc, flags); | |
707 | return 0; | |
708 | } | |
709 | #endif | |
710 | ||
b25c340c TG |
711 | /* |
712 | * Default primary interrupt handler for threaded interrupts. Is | |
713 | * assigned as primary handler when request_threaded_irq is called | |
714 | * with handler == NULL. Useful for oneshot interrupts. | |
715 | */ | |
716 | static irqreturn_t irq_default_primary_handler(int irq, void *dev_id) | |
717 | { | |
718 | return IRQ_WAKE_THREAD; | |
719 | } | |
720 | ||
399b5da2 TG |
721 | /* |
722 | * Primary handler for nested threaded interrupts. Should never be | |
723 | * called. | |
724 | */ | |
725 | static irqreturn_t irq_nested_primary_handler(int irq, void *dev_id) | |
726 | { | |
727 | WARN(1, "Primary handler called for nested irq %d\n", irq); | |
728 | return IRQ_NONE; | |
729 | } | |
730 | ||
2a1d3ab8 TG |
731 | static irqreturn_t irq_forced_secondary_handler(int irq, void *dev_id) |
732 | { | |
733 | WARN(1, "Secondary action handler called for irq %d\n", irq); | |
734 | return IRQ_NONE; | |
735 | } | |
736 | ||
3aa551c9 TG |
737 | static int irq_wait_for_interrupt(struct irqaction *action) |
738 | { | |
550acb19 IY |
739 | set_current_state(TASK_INTERRUPTIBLE); |
740 | ||
3aa551c9 | 741 | while (!kthread_should_stop()) { |
f48fe81e TG |
742 | |
743 | if (test_and_clear_bit(IRQTF_RUNTHREAD, | |
744 | &action->thread_flags)) { | |
3aa551c9 TG |
745 | __set_current_state(TASK_RUNNING); |
746 | return 0; | |
f48fe81e TG |
747 | } |
748 | schedule(); | |
550acb19 | 749 | set_current_state(TASK_INTERRUPTIBLE); |
3aa551c9 | 750 | } |
550acb19 | 751 | __set_current_state(TASK_RUNNING); |
3aa551c9 TG |
752 | return -1; |
753 | } | |
754 | ||
b25c340c TG |
755 | /* |
756 | * Oneshot interrupts keep the irq line masked until the threaded | |
757 | * handler finished. unmask if the interrupt has not been disabled and | |
758 | * is marked MASKED. | |
759 | */ | |
b5faba21 | 760 | static void irq_finalize_oneshot(struct irq_desc *desc, |
f3f79e38 | 761 | struct irqaction *action) |
b25c340c | 762 | { |
2a1d3ab8 TG |
763 | if (!(desc->istate & IRQS_ONESHOT) || |
764 | action->handler == irq_forced_secondary_handler) | |
b5faba21 | 765 | return; |
0b1adaa0 | 766 | again: |
3876ec9e | 767 | chip_bus_lock(desc); |
239007b8 | 768 | raw_spin_lock_irq(&desc->lock); |
0b1adaa0 TG |
769 | |
770 | /* | |
771 | * Implausible though it may be we need to protect us against | |
772 | * the following scenario: | |
773 | * | |
774 | * The thread is faster done than the hard interrupt handler | |
775 | * on the other CPU. If we unmask the irq line then the | |
776 | * interrupt can come in again and masks the line, leaves due | |
009b4c3b | 777 | * to IRQS_INPROGRESS and the irq line is masked forever. |
b5faba21 TG |
778 | * |
779 | * This also serializes the state of shared oneshot handlers | |
780 | * versus "desc->threads_onehsot |= action->thread_mask;" in | |
781 | * irq_wake_thread(). See the comment there which explains the | |
782 | * serialization. | |
0b1adaa0 | 783 | */ |
32f4125e | 784 | if (unlikely(irqd_irq_inprogress(&desc->irq_data))) { |
0b1adaa0 | 785 | raw_spin_unlock_irq(&desc->lock); |
3876ec9e | 786 | chip_bus_sync_unlock(desc); |
0b1adaa0 TG |
787 | cpu_relax(); |
788 | goto again; | |
789 | } | |
790 | ||
b5faba21 TG |
791 | /* |
792 | * Now check again, whether the thread should run. Otherwise | |
793 | * we would clear the threads_oneshot bit of this thread which | |
794 | * was just set. | |
795 | */ | |
f3f79e38 | 796 | if (test_bit(IRQTF_RUNTHREAD, &action->thread_flags)) |
b5faba21 TG |
797 | goto out_unlock; |
798 | ||
799 | desc->threads_oneshot &= ~action->thread_mask; | |
800 | ||
32f4125e TG |
801 | if (!desc->threads_oneshot && !irqd_irq_disabled(&desc->irq_data) && |
802 | irqd_irq_masked(&desc->irq_data)) | |
328a4978 | 803 | unmask_threaded_irq(desc); |
32f4125e | 804 | |
b5faba21 | 805 | out_unlock: |
239007b8 | 806 | raw_spin_unlock_irq(&desc->lock); |
3876ec9e | 807 | chip_bus_sync_unlock(desc); |
b25c340c TG |
808 | } |
809 | ||
61f38261 | 810 | #ifdef CONFIG_SMP |
591d2fb0 | 811 | /* |
b04c644e | 812 | * Check whether we need to change the affinity of the interrupt thread. |
591d2fb0 TG |
813 | */ |
814 | static void | |
815 | irq_thread_check_affinity(struct irq_desc *desc, struct irqaction *action) | |
816 | { | |
817 | cpumask_var_t mask; | |
04aa530e | 818 | bool valid = true; |
591d2fb0 TG |
819 | |
820 | if (!test_and_clear_bit(IRQTF_AFFINITY, &action->thread_flags)) | |
821 | return; | |
822 | ||
823 | /* | |
824 | * In case we are out of memory we set IRQTF_AFFINITY again and | |
825 | * try again next time | |
826 | */ | |
827 | if (!alloc_cpumask_var(&mask, GFP_KERNEL)) { | |
828 | set_bit(IRQTF_AFFINITY, &action->thread_flags); | |
829 | return; | |
830 | } | |
831 | ||
239007b8 | 832 | raw_spin_lock_irq(&desc->lock); |
04aa530e TG |
833 | /* |
834 | * This code is triggered unconditionally. Check the affinity | |
835 | * mask pointer. For CPU_MASK_OFFSTACK=n this is optimized out. | |
836 | */ | |
9df872fa JL |
837 | if (desc->irq_common_data.affinity) |
838 | cpumask_copy(mask, desc->irq_common_data.affinity); | |
04aa530e TG |
839 | else |
840 | valid = false; | |
239007b8 | 841 | raw_spin_unlock_irq(&desc->lock); |
591d2fb0 | 842 | |
04aa530e TG |
843 | if (valid) |
844 | set_cpus_allowed_ptr(current, mask); | |
591d2fb0 TG |
845 | free_cpumask_var(mask); |
846 | } | |
61f38261 BP |
847 | #else |
848 | static inline void | |
849 | irq_thread_check_affinity(struct irq_desc *desc, struct irqaction *action) { } | |
850 | #endif | |
591d2fb0 | 851 | |
8d32a307 TG |
852 | /* |
853 | * Interrupts which are not explicitely requested as threaded | |
854 | * interrupts rely on the implicit bh/preempt disable of the hard irq | |
855 | * context. So we need to disable bh here to avoid deadlocks and other | |
856 | * side effects. | |
857 | */ | |
3a43e05f | 858 | static irqreturn_t |
8d32a307 TG |
859 | irq_forced_thread_fn(struct irq_desc *desc, struct irqaction *action) |
860 | { | |
3a43e05f SAS |
861 | irqreturn_t ret; |
862 | ||
8d32a307 | 863 | local_bh_disable(); |
3a43e05f | 864 | ret = action->thread_fn(action->irq, action->dev_id); |
f3f79e38 | 865 | irq_finalize_oneshot(desc, action); |
8d32a307 | 866 | local_bh_enable(); |
3a43e05f | 867 | return ret; |
8d32a307 TG |
868 | } |
869 | ||
870 | /* | |
f788e7bf | 871 | * Interrupts explicitly requested as threaded interrupts want to be |
8d32a307 TG |
872 | * preemtible - many of them need to sleep and wait for slow busses to |
873 | * complete. | |
874 | */ | |
3a43e05f SAS |
875 | static irqreturn_t irq_thread_fn(struct irq_desc *desc, |
876 | struct irqaction *action) | |
8d32a307 | 877 | { |
3a43e05f SAS |
878 | irqreturn_t ret; |
879 | ||
880 | ret = action->thread_fn(action->irq, action->dev_id); | |
f3f79e38 | 881 | irq_finalize_oneshot(desc, action); |
3a43e05f | 882 | return ret; |
8d32a307 TG |
883 | } |
884 | ||
7140ea19 IY |
885 | static void wake_threads_waitq(struct irq_desc *desc) |
886 | { | |
c685689f | 887 | if (atomic_dec_and_test(&desc->threads_active)) |
7140ea19 IY |
888 | wake_up(&desc->wait_for_threads); |
889 | } | |
890 | ||
67d12145 | 891 | static void irq_thread_dtor(struct callback_head *unused) |
4d1d61a6 ON |
892 | { |
893 | struct task_struct *tsk = current; | |
894 | struct irq_desc *desc; | |
895 | struct irqaction *action; | |
896 | ||
897 | if (WARN_ON_ONCE(!(current->flags & PF_EXITING))) | |
898 | return; | |
899 | ||
900 | action = kthread_data(tsk); | |
901 | ||
fb21affa | 902 | pr_err("exiting task \"%s\" (%d) is an active IRQ thread (irq %d)\n", |
19af395d | 903 | tsk->comm, tsk->pid, action->irq); |
4d1d61a6 ON |
904 | |
905 | ||
906 | desc = irq_to_desc(action->irq); | |
907 | /* | |
908 | * If IRQTF_RUNTHREAD is set, we need to decrement | |
909 | * desc->threads_active and wake possible waiters. | |
910 | */ | |
911 | if (test_and_clear_bit(IRQTF_RUNTHREAD, &action->thread_flags)) | |
912 | wake_threads_waitq(desc); | |
913 | ||
914 | /* Prevent a stale desc->threads_oneshot */ | |
915 | irq_finalize_oneshot(desc, action); | |
916 | } | |
917 | ||
2a1d3ab8 TG |
918 | static void irq_wake_secondary(struct irq_desc *desc, struct irqaction *action) |
919 | { | |
920 | struct irqaction *secondary = action->secondary; | |
921 | ||
922 | if (WARN_ON_ONCE(!secondary)) | |
923 | return; | |
924 | ||
925 | raw_spin_lock_irq(&desc->lock); | |
926 | __irq_wake_thread(desc, secondary); | |
927 | raw_spin_unlock_irq(&desc->lock); | |
928 | } | |
929 | ||
3aa551c9 TG |
930 | /* |
931 | * Interrupt handler thread | |
932 | */ | |
933 | static int irq_thread(void *data) | |
934 | { | |
67d12145 | 935 | struct callback_head on_exit_work; |
3aa551c9 TG |
936 | struct irqaction *action = data; |
937 | struct irq_desc *desc = irq_to_desc(action->irq); | |
3a43e05f SAS |
938 | irqreturn_t (*handler_fn)(struct irq_desc *desc, |
939 | struct irqaction *action); | |
3aa551c9 | 940 | |
540b60e2 | 941 | if (force_irqthreads && test_bit(IRQTF_FORCED_THREAD, |
8d32a307 TG |
942 | &action->thread_flags)) |
943 | handler_fn = irq_forced_thread_fn; | |
944 | else | |
945 | handler_fn = irq_thread_fn; | |
946 | ||
41f9d29f | 947 | init_task_work(&on_exit_work, irq_thread_dtor); |
4d1d61a6 | 948 | task_work_add(current, &on_exit_work, false); |
3aa551c9 | 949 | |
f3de44ed SM |
950 | irq_thread_check_affinity(desc, action); |
951 | ||
3aa551c9 | 952 | while (!irq_wait_for_interrupt(action)) { |
7140ea19 | 953 | irqreturn_t action_ret; |
3aa551c9 | 954 | |
591d2fb0 TG |
955 | irq_thread_check_affinity(desc, action); |
956 | ||
7140ea19 | 957 | action_ret = handler_fn(desc, action); |
1e77d0a1 TG |
958 | if (action_ret == IRQ_HANDLED) |
959 | atomic_inc(&desc->threads_handled); | |
2a1d3ab8 TG |
960 | if (action_ret == IRQ_WAKE_THREAD) |
961 | irq_wake_secondary(desc, action); | |
3aa551c9 | 962 | |
7140ea19 | 963 | wake_threads_waitq(desc); |
3aa551c9 TG |
964 | } |
965 | ||
7140ea19 IY |
966 | /* |
967 | * This is the regular exit path. __free_irq() is stopping the | |
968 | * thread via kthread_stop() after calling | |
969 | * synchronize_irq(). So neither IRQTF_RUNTHREAD nor the | |
e04268b0 TG |
970 | * oneshot mask bit can be set. We cannot verify that as we |
971 | * cannot touch the oneshot mask at this point anymore as | |
972 | * __setup_irq() might have given out currents thread_mask | |
973 | * again. | |
3aa551c9 | 974 | */ |
4d1d61a6 | 975 | task_work_cancel(current, irq_thread_dtor); |
3aa551c9 TG |
976 | return 0; |
977 | } | |
978 | ||
a92444c6 TG |
979 | /** |
980 | * irq_wake_thread - wake the irq thread for the action identified by dev_id | |
981 | * @irq: Interrupt line | |
982 | * @dev_id: Device identity for which the thread should be woken | |
983 | * | |
984 | */ | |
985 | void irq_wake_thread(unsigned int irq, void *dev_id) | |
986 | { | |
987 | struct irq_desc *desc = irq_to_desc(irq); | |
988 | struct irqaction *action; | |
989 | unsigned long flags; | |
990 | ||
991 | if (!desc || WARN_ON(irq_settings_is_per_cpu_devid(desc))) | |
992 | return; | |
993 | ||
994 | raw_spin_lock_irqsave(&desc->lock, flags); | |
f944b5a7 | 995 | for_each_action_of_desc(desc, action) { |
a92444c6 TG |
996 | if (action->dev_id == dev_id) { |
997 | if (action->thread) | |
998 | __irq_wake_thread(desc, action); | |
999 | break; | |
1000 | } | |
1001 | } | |
1002 | raw_spin_unlock_irqrestore(&desc->lock, flags); | |
1003 | } | |
1004 | EXPORT_SYMBOL_GPL(irq_wake_thread); | |
1005 | ||
2a1d3ab8 | 1006 | static int irq_setup_forced_threading(struct irqaction *new) |
8d32a307 TG |
1007 | { |
1008 | if (!force_irqthreads) | |
2a1d3ab8 | 1009 | return 0; |
8d32a307 | 1010 | if (new->flags & (IRQF_NO_THREAD | IRQF_PERCPU | IRQF_ONESHOT)) |
2a1d3ab8 | 1011 | return 0; |
8d32a307 TG |
1012 | |
1013 | new->flags |= IRQF_ONESHOT; | |
1014 | ||
2a1d3ab8 TG |
1015 | /* |
1016 | * Handle the case where we have a real primary handler and a | |
1017 | * thread handler. We force thread them as well by creating a | |
1018 | * secondary action. | |
1019 | */ | |
1020 | if (new->handler != irq_default_primary_handler && new->thread_fn) { | |
1021 | /* Allocate the secondary action */ | |
1022 | new->secondary = kzalloc(sizeof(struct irqaction), GFP_KERNEL); | |
1023 | if (!new->secondary) | |
1024 | return -ENOMEM; | |
1025 | new->secondary->handler = irq_forced_secondary_handler; | |
1026 | new->secondary->thread_fn = new->thread_fn; | |
1027 | new->secondary->dev_id = new->dev_id; | |
1028 | new->secondary->irq = new->irq; | |
1029 | new->secondary->name = new->name; | |
8d32a307 | 1030 | } |
2a1d3ab8 TG |
1031 | /* Deal with the primary handler */ |
1032 | set_bit(IRQTF_FORCED_THREAD, &new->thread_flags); | |
1033 | new->thread_fn = new->handler; | |
1034 | new->handler = irq_default_primary_handler; | |
1035 | return 0; | |
8d32a307 TG |
1036 | } |
1037 | ||
c1bacbae TG |
1038 | static int irq_request_resources(struct irq_desc *desc) |
1039 | { | |
1040 | struct irq_data *d = &desc->irq_data; | |
1041 | struct irq_chip *c = d->chip; | |
1042 | ||
1043 | return c->irq_request_resources ? c->irq_request_resources(d) : 0; | |
1044 | } | |
1045 | ||
1046 | static void irq_release_resources(struct irq_desc *desc) | |
1047 | { | |
1048 | struct irq_data *d = &desc->irq_data; | |
1049 | struct irq_chip *c = d->chip; | |
1050 | ||
1051 | if (c->irq_release_resources) | |
1052 | c->irq_release_resources(d); | |
1053 | } | |
1054 | ||
2a1d3ab8 TG |
1055 | static int |
1056 | setup_irq_thread(struct irqaction *new, unsigned int irq, bool secondary) | |
1057 | { | |
1058 | struct task_struct *t; | |
1059 | struct sched_param param = { | |
1060 | .sched_priority = MAX_USER_RT_PRIO/2, | |
1061 | }; | |
1062 | ||
1063 | if (!secondary) { | |
1064 | t = kthread_create(irq_thread, new, "irq/%d-%s", irq, | |
1065 | new->name); | |
1066 | } else { | |
1067 | t = kthread_create(irq_thread, new, "irq/%d-s-%s", irq, | |
1068 | new->name); | |
1069 | param.sched_priority -= 1; | |
1070 | } | |
1071 | ||
1072 | if (IS_ERR(t)) | |
1073 | return PTR_ERR(t); | |
1074 | ||
1075 | sched_setscheduler_nocheck(t, SCHED_FIFO, ¶m); | |
1076 | ||
1077 | /* | |
1078 | * We keep the reference to the task struct even if | |
1079 | * the thread dies to avoid that the interrupt code | |
1080 | * references an already freed task_struct. | |
1081 | */ | |
1082 | get_task_struct(t); | |
1083 | new->thread = t; | |
1084 | /* | |
1085 | * Tell the thread to set its affinity. This is | |
1086 | * important for shared interrupt handlers as we do | |
1087 | * not invoke setup_affinity() for the secondary | |
1088 | * handlers as everything is already set up. Even for | |
1089 | * interrupts marked with IRQF_NO_BALANCE this is | |
1090 | * correct as we want the thread to move to the cpu(s) | |
1091 | * on which the requesting code placed the interrupt. | |
1092 | */ | |
1093 | set_bit(IRQTF_AFFINITY, &new->thread_flags); | |
1094 | return 0; | |
1095 | } | |
1096 | ||
1da177e4 LT |
1097 | /* |
1098 | * Internal function to register an irqaction - typically used to | |
1099 | * allocate special interrupts that are part of the architecture. | |
1100 | */ | |
d3c60047 | 1101 | static int |
327ec569 | 1102 | __setup_irq(unsigned int irq, struct irq_desc *desc, struct irqaction *new) |
1da177e4 | 1103 | { |
f17c7545 | 1104 | struct irqaction *old, **old_ptr; |
b5faba21 | 1105 | unsigned long flags, thread_mask = 0; |
3b8249e7 TG |
1106 | int ret, nested, shared = 0; |
1107 | cpumask_var_t mask; | |
1da177e4 | 1108 | |
7d94f7ca | 1109 | if (!desc) |
c2b5a251 MW |
1110 | return -EINVAL; |
1111 | ||
6b8ff312 | 1112 | if (desc->irq_data.chip == &no_irq_chip) |
1da177e4 | 1113 | return -ENOSYS; |
b6873807 SAS |
1114 | if (!try_module_get(desc->owner)) |
1115 | return -ENODEV; | |
1da177e4 | 1116 | |
2a1d3ab8 TG |
1117 | new->irq = irq; |
1118 | ||
4b357dae JH |
1119 | /* |
1120 | * If the trigger type is not specified by the caller, | |
1121 | * then use the default for this interrupt. | |
1122 | */ | |
1123 | if (!(new->flags & IRQF_TRIGGER_MASK)) | |
1124 | new->flags |= irqd_get_trigger_type(&desc->irq_data); | |
1125 | ||
3aa551c9 | 1126 | /* |
399b5da2 TG |
1127 | * Check whether the interrupt nests into another interrupt |
1128 | * thread. | |
1129 | */ | |
1ccb4e61 | 1130 | nested = irq_settings_is_nested_thread(desc); |
399b5da2 | 1131 | if (nested) { |
b6873807 SAS |
1132 | if (!new->thread_fn) { |
1133 | ret = -EINVAL; | |
1134 | goto out_mput; | |
1135 | } | |
399b5da2 TG |
1136 | /* |
1137 | * Replace the primary handler which was provided from | |
1138 | * the driver for non nested interrupt handling by the | |
1139 | * dummy function which warns when called. | |
1140 | */ | |
1141 | new->handler = irq_nested_primary_handler; | |
8d32a307 | 1142 | } else { |
2a1d3ab8 TG |
1143 | if (irq_settings_can_thread(desc)) { |
1144 | ret = irq_setup_forced_threading(new); | |
1145 | if (ret) | |
1146 | goto out_mput; | |
1147 | } | |
399b5da2 TG |
1148 | } |
1149 | ||
3aa551c9 | 1150 | /* |
399b5da2 TG |
1151 | * Create a handler thread when a thread function is supplied |
1152 | * and the interrupt does not nest into another interrupt | |
1153 | * thread. | |
3aa551c9 | 1154 | */ |
399b5da2 | 1155 | if (new->thread_fn && !nested) { |
2a1d3ab8 TG |
1156 | ret = setup_irq_thread(new, irq, false); |
1157 | if (ret) | |
b6873807 | 1158 | goto out_mput; |
2a1d3ab8 TG |
1159 | if (new->secondary) { |
1160 | ret = setup_irq_thread(new->secondary, irq, true); | |
1161 | if (ret) | |
1162 | goto out_thread; | |
b6873807 | 1163 | } |
3aa551c9 TG |
1164 | } |
1165 | ||
3b8249e7 TG |
1166 | if (!alloc_cpumask_var(&mask, GFP_KERNEL)) { |
1167 | ret = -ENOMEM; | |
1168 | goto out_thread; | |
1169 | } | |
1170 | ||
dc9b229a TG |
1171 | /* |
1172 | * Drivers are often written to work w/o knowledge about the | |
1173 | * underlying irq chip implementation, so a request for a | |
1174 | * threaded irq without a primary hard irq context handler | |
1175 | * requires the ONESHOT flag to be set. Some irq chips like | |
1176 | * MSI based interrupts are per se one shot safe. Check the | |
1177 | * chip flags, so we can avoid the unmask dance at the end of | |
1178 | * the threaded handler for those. | |
1179 | */ | |
1180 | if (desc->irq_data.chip->flags & IRQCHIP_ONESHOT_SAFE) | |
1181 | new->flags &= ~IRQF_ONESHOT; | |
1182 | ||
1da177e4 LT |
1183 | /* |
1184 | * The following block of code has to be executed atomically | |
1185 | */ | |
239007b8 | 1186 | raw_spin_lock_irqsave(&desc->lock, flags); |
f17c7545 IM |
1187 | old_ptr = &desc->action; |
1188 | old = *old_ptr; | |
06fcb0c6 | 1189 | if (old) { |
e76de9f8 TG |
1190 | /* |
1191 | * Can't share interrupts unless both agree to and are | |
1192 | * the same type (level, edge, polarity). So both flag | |
3cca53b0 | 1193 | * fields must have IRQF_SHARED set and the bits which |
9d591edd TG |
1194 | * set the trigger type must match. Also all must |
1195 | * agree on ONESHOT. | |
e76de9f8 | 1196 | */ |
3cca53b0 | 1197 | if (!((old->flags & new->flags) & IRQF_SHARED) || |
9d591edd | 1198 | ((old->flags ^ new->flags) & IRQF_TRIGGER_MASK) || |
f5d89470 | 1199 | ((old->flags ^ new->flags) & IRQF_ONESHOT)) |
f5163427 DS |
1200 | goto mismatch; |
1201 | ||
f5163427 | 1202 | /* All handlers must agree on per-cpuness */ |
3cca53b0 TG |
1203 | if ((old->flags & IRQF_PERCPU) != |
1204 | (new->flags & IRQF_PERCPU)) | |
f5163427 | 1205 | goto mismatch; |
1da177e4 LT |
1206 | |
1207 | /* add new interrupt at end of irq queue */ | |
1208 | do { | |
52abb700 TG |
1209 | /* |
1210 | * Or all existing action->thread_mask bits, | |
1211 | * so we can find the next zero bit for this | |
1212 | * new action. | |
1213 | */ | |
b5faba21 | 1214 | thread_mask |= old->thread_mask; |
f17c7545 IM |
1215 | old_ptr = &old->next; |
1216 | old = *old_ptr; | |
1da177e4 LT |
1217 | } while (old); |
1218 | shared = 1; | |
1219 | } | |
1220 | ||
b5faba21 | 1221 | /* |
52abb700 TG |
1222 | * Setup the thread mask for this irqaction for ONESHOT. For |
1223 | * !ONESHOT irqs the thread mask is 0 so we can avoid a | |
1224 | * conditional in irq_wake_thread(). | |
b5faba21 | 1225 | */ |
52abb700 TG |
1226 | if (new->flags & IRQF_ONESHOT) { |
1227 | /* | |
1228 | * Unlikely to have 32 resp 64 irqs sharing one line, | |
1229 | * but who knows. | |
1230 | */ | |
1231 | if (thread_mask == ~0UL) { | |
1232 | ret = -EBUSY; | |
1233 | goto out_mask; | |
1234 | } | |
1235 | /* | |
1236 | * The thread_mask for the action is or'ed to | |
1237 | * desc->thread_active to indicate that the | |
1238 | * IRQF_ONESHOT thread handler has been woken, but not | |
1239 | * yet finished. The bit is cleared when a thread | |
1240 | * completes. When all threads of a shared interrupt | |
1241 | * line have completed desc->threads_active becomes | |
1242 | * zero and the interrupt line is unmasked. See | |
1243 | * handle.c:irq_wake_thread() for further information. | |
1244 | * | |
1245 | * If no thread is woken by primary (hard irq context) | |
1246 | * interrupt handlers, then desc->threads_active is | |
1247 | * also checked for zero to unmask the irq line in the | |
1248 | * affected hard irq flow handlers | |
1249 | * (handle_[fasteoi|level]_irq). | |
1250 | * | |
1251 | * The new action gets the first zero bit of | |
1252 | * thread_mask assigned. See the loop above which or's | |
1253 | * all existing action->thread_mask bits. | |
1254 | */ | |
1255 | new->thread_mask = 1 << ffz(thread_mask); | |
1c6c6952 | 1256 | |
dc9b229a TG |
1257 | } else if (new->handler == irq_default_primary_handler && |
1258 | !(desc->irq_data.chip->flags & IRQCHIP_ONESHOT_SAFE)) { | |
1c6c6952 TG |
1259 | /* |
1260 | * The interrupt was requested with handler = NULL, so | |
1261 | * we use the default primary handler for it. But it | |
1262 | * does not have the oneshot flag set. In combination | |
1263 | * with level interrupts this is deadly, because the | |
1264 | * default primary handler just wakes the thread, then | |
1265 | * the irq lines is reenabled, but the device still | |
1266 | * has the level irq asserted. Rinse and repeat.... | |
1267 | * | |
1268 | * While this works for edge type interrupts, we play | |
1269 | * it safe and reject unconditionally because we can't | |
1270 | * say for sure which type this interrupt really | |
1271 | * has. The type flags are unreliable as the | |
1272 | * underlying chip implementation can override them. | |
1273 | */ | |
97fd75b7 | 1274 | pr_err("Threaded irq requested with handler=NULL and !ONESHOT for irq %d\n", |
1c6c6952 TG |
1275 | irq); |
1276 | ret = -EINVAL; | |
1277 | goto out_mask; | |
b5faba21 | 1278 | } |
b5faba21 | 1279 | |
1da177e4 | 1280 | if (!shared) { |
c1bacbae TG |
1281 | ret = irq_request_resources(desc); |
1282 | if (ret) { | |
1283 | pr_err("Failed to request resources for %s (irq %d) on irqchip %s\n", | |
1284 | new->name, irq, desc->irq_data.chip->name); | |
1285 | goto out_mask; | |
1286 | } | |
1287 | ||
3aa551c9 TG |
1288 | init_waitqueue_head(&desc->wait_for_threads); |
1289 | ||
e76de9f8 | 1290 | /* Setup the type (level, edge polarity) if configured: */ |
3cca53b0 | 1291 | if (new->flags & IRQF_TRIGGER_MASK) { |
a1ff541a JL |
1292 | ret = __irq_set_trigger(desc, |
1293 | new->flags & IRQF_TRIGGER_MASK); | |
82736f4d | 1294 | |
3aa551c9 | 1295 | if (ret) |
3b8249e7 | 1296 | goto out_mask; |
091738a2 | 1297 | } |
6a6de9ef | 1298 | |
009b4c3b | 1299 | desc->istate &= ~(IRQS_AUTODETECT | IRQS_SPURIOUS_DISABLED | \ |
32f4125e TG |
1300 | IRQS_ONESHOT | IRQS_WAITING); |
1301 | irqd_clear(&desc->irq_data, IRQD_IRQ_INPROGRESS); | |
94d39e1f | 1302 | |
a005677b TG |
1303 | if (new->flags & IRQF_PERCPU) { |
1304 | irqd_set(&desc->irq_data, IRQD_PER_CPU); | |
1305 | irq_settings_set_per_cpu(desc); | |
1306 | } | |
6a58fb3b | 1307 | |
b25c340c | 1308 | if (new->flags & IRQF_ONESHOT) |
3d67baec | 1309 | desc->istate |= IRQS_ONESHOT; |
b25c340c | 1310 | |
1ccb4e61 | 1311 | if (irq_settings_can_autoenable(desc)) |
b4bc724e | 1312 | irq_startup(desc, true); |
46999238 | 1313 | else |
e76de9f8 TG |
1314 | /* Undo nested disables: */ |
1315 | desc->depth = 1; | |
18404756 | 1316 | |
612e3684 | 1317 | /* Exclude IRQ from balancing if requested */ |
a005677b TG |
1318 | if (new->flags & IRQF_NOBALANCING) { |
1319 | irq_settings_set_no_balancing(desc); | |
1320 | irqd_set(&desc->irq_data, IRQD_NO_BALANCING); | |
1321 | } | |
612e3684 | 1322 | |
18404756 | 1323 | /* Set default affinity mask once everything is setup */ |
a8a98eac | 1324 | setup_affinity(desc, mask); |
0c5d1eb7 | 1325 | |
876dbd4c TG |
1326 | } else if (new->flags & IRQF_TRIGGER_MASK) { |
1327 | unsigned int nmsk = new->flags & IRQF_TRIGGER_MASK; | |
1328 | unsigned int omsk = irq_settings_get_trigger_mask(desc); | |
1329 | ||
1330 | if (nmsk != omsk) | |
1331 | /* hope the handler works with current trigger mode */ | |
a395d6a7 JP |
1332 | pr_warn("irq %d uses trigger mode %u; requested %u\n", |
1333 | irq, nmsk, omsk); | |
1da177e4 | 1334 | } |
82736f4d | 1335 | |
f17c7545 | 1336 | *old_ptr = new; |
82736f4d | 1337 | |
cab303be TG |
1338 | irq_pm_install_action(desc, new); |
1339 | ||
8528b0f1 LT |
1340 | /* Reset broken irq detection when installing new handler */ |
1341 | desc->irq_count = 0; | |
1342 | desc->irqs_unhandled = 0; | |
1adb0850 TG |
1343 | |
1344 | /* | |
1345 | * Check whether we disabled the irq via the spurious handler | |
1346 | * before. Reenable it and give it another chance. | |
1347 | */ | |
7acdd53e TG |
1348 | if (shared && (desc->istate & IRQS_SPURIOUS_DISABLED)) { |
1349 | desc->istate &= ~IRQS_SPURIOUS_DISABLED; | |
79ff1cda | 1350 | __enable_irq(desc); |
1adb0850 TG |
1351 | } |
1352 | ||
239007b8 | 1353 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
1da177e4 | 1354 | |
69ab8494 TG |
1355 | /* |
1356 | * Strictly no need to wake it up, but hung_task complains | |
1357 | * when no hard interrupt wakes the thread up. | |
1358 | */ | |
1359 | if (new->thread) | |
1360 | wake_up_process(new->thread); | |
2a1d3ab8 TG |
1361 | if (new->secondary) |
1362 | wake_up_process(new->secondary->thread); | |
69ab8494 | 1363 | |
2c6927a3 | 1364 | register_irq_proc(irq, desc); |
1da177e4 LT |
1365 | new->dir = NULL; |
1366 | register_handler_proc(irq, new); | |
4f5058c3 | 1367 | free_cpumask_var(mask); |
1da177e4 LT |
1368 | |
1369 | return 0; | |
f5163427 DS |
1370 | |
1371 | mismatch: | |
3cca53b0 | 1372 | if (!(new->flags & IRQF_PROBE_SHARED)) { |
97fd75b7 | 1373 | pr_err("Flags mismatch irq %d. %08x (%s) vs. %08x (%s)\n", |
f5d89470 TG |
1374 | irq, new->flags, new->name, old->flags, old->name); |
1375 | #ifdef CONFIG_DEBUG_SHIRQ | |
13e87ec6 | 1376 | dump_stack(); |
3f050447 | 1377 | #endif |
f5d89470 | 1378 | } |
3aa551c9 TG |
1379 | ret = -EBUSY; |
1380 | ||
3b8249e7 | 1381 | out_mask: |
1c389795 | 1382 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
3b8249e7 TG |
1383 | free_cpumask_var(mask); |
1384 | ||
3aa551c9 | 1385 | out_thread: |
3aa551c9 TG |
1386 | if (new->thread) { |
1387 | struct task_struct *t = new->thread; | |
1388 | ||
1389 | new->thread = NULL; | |
05d74efa | 1390 | kthread_stop(t); |
3aa551c9 TG |
1391 | put_task_struct(t); |
1392 | } | |
2a1d3ab8 TG |
1393 | if (new->secondary && new->secondary->thread) { |
1394 | struct task_struct *t = new->secondary->thread; | |
1395 | ||
1396 | new->secondary->thread = NULL; | |
1397 | kthread_stop(t); | |
1398 | put_task_struct(t); | |
1399 | } | |
b6873807 SAS |
1400 | out_mput: |
1401 | module_put(desc->owner); | |
3aa551c9 | 1402 | return ret; |
1da177e4 LT |
1403 | } |
1404 | ||
d3c60047 TG |
1405 | /** |
1406 | * setup_irq - setup an interrupt | |
1407 | * @irq: Interrupt line to setup | |
1408 | * @act: irqaction for the interrupt | |
1409 | * | |
1410 | * Used to statically setup interrupts in the early boot process. | |
1411 | */ | |
1412 | int setup_irq(unsigned int irq, struct irqaction *act) | |
1413 | { | |
986c011d | 1414 | int retval; |
d3c60047 TG |
1415 | struct irq_desc *desc = irq_to_desc(irq); |
1416 | ||
9b5d585d | 1417 | if (!desc || WARN_ON(irq_settings_is_per_cpu_devid(desc))) |
31d9d9b6 | 1418 | return -EINVAL; |
986c011d DD |
1419 | chip_bus_lock(desc); |
1420 | retval = __setup_irq(irq, desc, act); | |
1421 | chip_bus_sync_unlock(desc); | |
1422 | ||
1423 | return retval; | |
d3c60047 | 1424 | } |
eb53b4e8 | 1425 | EXPORT_SYMBOL_GPL(setup_irq); |
d3c60047 | 1426 | |
31d9d9b6 | 1427 | /* |
cbf94f06 MD |
1428 | * Internal function to unregister an irqaction - used to free |
1429 | * regular and special interrupts that are part of the architecture. | |
1da177e4 | 1430 | */ |
cbf94f06 | 1431 | static struct irqaction *__free_irq(unsigned int irq, void *dev_id) |
1da177e4 | 1432 | { |
d3c60047 | 1433 | struct irq_desc *desc = irq_to_desc(irq); |
f17c7545 | 1434 | struct irqaction *action, **action_ptr; |
1da177e4 LT |
1435 | unsigned long flags; |
1436 | ||
ae88a23b | 1437 | WARN(in_interrupt(), "Trying to free IRQ %d from IRQ context!\n", irq); |
7d94f7ca | 1438 | |
7d94f7ca | 1439 | if (!desc) |
f21cfb25 | 1440 | return NULL; |
1da177e4 | 1441 | |
abc7e40c | 1442 | chip_bus_lock(desc); |
239007b8 | 1443 | raw_spin_lock_irqsave(&desc->lock, flags); |
ae88a23b IM |
1444 | |
1445 | /* | |
1446 | * There can be multiple actions per IRQ descriptor, find the right | |
1447 | * one based on the dev_id: | |
1448 | */ | |
f17c7545 | 1449 | action_ptr = &desc->action; |
1da177e4 | 1450 | for (;;) { |
f17c7545 | 1451 | action = *action_ptr; |
1da177e4 | 1452 | |
ae88a23b IM |
1453 | if (!action) { |
1454 | WARN(1, "Trying to free already-free IRQ %d\n", irq); | |
239007b8 | 1455 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
abc7e40c | 1456 | chip_bus_sync_unlock(desc); |
f21cfb25 | 1457 | return NULL; |
ae88a23b | 1458 | } |
1da177e4 | 1459 | |
8316e381 IM |
1460 | if (action->dev_id == dev_id) |
1461 | break; | |
f17c7545 | 1462 | action_ptr = &action->next; |
ae88a23b | 1463 | } |
dbce706e | 1464 | |
ae88a23b | 1465 | /* Found it - now remove it from the list of entries: */ |
f17c7545 | 1466 | *action_ptr = action->next; |
ae88a23b | 1467 | |
cab303be TG |
1468 | irq_pm_remove_action(desc, action); |
1469 | ||
ae88a23b | 1470 | /* If this was the last handler, shut down the IRQ line: */ |
c1bacbae | 1471 | if (!desc->action) { |
e9849777 | 1472 | irq_settings_clr_disable_unlazy(desc); |
46999238 | 1473 | irq_shutdown(desc); |
c1bacbae TG |
1474 | irq_release_resources(desc); |
1475 | } | |
3aa551c9 | 1476 | |
e7a297b0 PWJ |
1477 | #ifdef CONFIG_SMP |
1478 | /* make sure affinity_hint is cleaned up */ | |
1479 | if (WARN_ON_ONCE(desc->affinity_hint)) | |
1480 | desc->affinity_hint = NULL; | |
1481 | #endif | |
1482 | ||
239007b8 | 1483 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
abc7e40c | 1484 | chip_bus_sync_unlock(desc); |
ae88a23b IM |
1485 | |
1486 | unregister_handler_proc(irq, action); | |
1487 | ||
1488 | /* Make sure it's not being used on another CPU: */ | |
1489 | synchronize_irq(irq); | |
1da177e4 | 1490 | |
70edcd77 | 1491 | #ifdef CONFIG_DEBUG_SHIRQ |
ae88a23b IM |
1492 | /* |
1493 | * It's a shared IRQ -- the driver ought to be prepared for an IRQ | |
1494 | * event to happen even now it's being freed, so let's make sure that | |
1495 | * is so by doing an extra call to the handler .... | |
1496 | * | |
1497 | * ( We do this after actually deregistering it, to make sure that a | |
1498 | * 'real' IRQ doesn't run in * parallel with our fake. ) | |
1499 | */ | |
1500 | if (action->flags & IRQF_SHARED) { | |
1501 | local_irq_save(flags); | |
1502 | action->handler(irq, dev_id); | |
1503 | local_irq_restore(flags); | |
1da177e4 | 1504 | } |
ae88a23b | 1505 | #endif |
2d860ad7 LT |
1506 | |
1507 | if (action->thread) { | |
05d74efa | 1508 | kthread_stop(action->thread); |
2d860ad7 | 1509 | put_task_struct(action->thread); |
2a1d3ab8 TG |
1510 | if (action->secondary && action->secondary->thread) { |
1511 | kthread_stop(action->secondary->thread); | |
1512 | put_task_struct(action->secondary->thread); | |
1513 | } | |
2d860ad7 LT |
1514 | } |
1515 | ||
b6873807 | 1516 | module_put(desc->owner); |
2a1d3ab8 | 1517 | kfree(action->secondary); |
f21cfb25 MD |
1518 | return action; |
1519 | } | |
1520 | ||
cbf94f06 MD |
1521 | /** |
1522 | * remove_irq - free an interrupt | |
1523 | * @irq: Interrupt line to free | |
1524 | * @act: irqaction for the interrupt | |
1525 | * | |
1526 | * Used to remove interrupts statically setup by the early boot process. | |
1527 | */ | |
1528 | void remove_irq(unsigned int irq, struct irqaction *act) | |
1529 | { | |
31d9d9b6 MZ |
1530 | struct irq_desc *desc = irq_to_desc(irq); |
1531 | ||
1532 | if (desc && !WARN_ON(irq_settings_is_per_cpu_devid(desc))) | |
1533 | __free_irq(irq, act->dev_id); | |
cbf94f06 | 1534 | } |
eb53b4e8 | 1535 | EXPORT_SYMBOL_GPL(remove_irq); |
cbf94f06 | 1536 | |
f21cfb25 MD |
1537 | /** |
1538 | * free_irq - free an interrupt allocated with request_irq | |
1539 | * @irq: Interrupt line to free | |
1540 | * @dev_id: Device identity to free | |
1541 | * | |
1542 | * Remove an interrupt handler. The handler is removed and if the | |
1543 | * interrupt line is no longer in use by any driver it is disabled. | |
1544 | * On a shared IRQ the caller must ensure the interrupt is disabled | |
1545 | * on the card it drives before calling this function. The function | |
1546 | * does not return until any executing interrupts for this IRQ | |
1547 | * have completed. | |
1548 | * | |
1549 | * This function must not be called from interrupt context. | |
1550 | */ | |
1551 | void free_irq(unsigned int irq, void *dev_id) | |
1552 | { | |
70aedd24 TG |
1553 | struct irq_desc *desc = irq_to_desc(irq); |
1554 | ||
31d9d9b6 | 1555 | if (!desc || WARN_ON(irq_settings_is_per_cpu_devid(desc))) |
70aedd24 TG |
1556 | return; |
1557 | ||
cd7eab44 BH |
1558 | #ifdef CONFIG_SMP |
1559 | if (WARN_ON(desc->affinity_notify)) | |
1560 | desc->affinity_notify = NULL; | |
1561 | #endif | |
1562 | ||
cbf94f06 | 1563 | kfree(__free_irq(irq, dev_id)); |
1da177e4 | 1564 | } |
1da177e4 LT |
1565 | EXPORT_SYMBOL(free_irq); |
1566 | ||
1567 | /** | |
3aa551c9 | 1568 | * request_threaded_irq - allocate an interrupt line |
1da177e4 | 1569 | * @irq: Interrupt line to allocate |
3aa551c9 TG |
1570 | * @handler: Function to be called when the IRQ occurs. |
1571 | * Primary handler for threaded interrupts | |
b25c340c TG |
1572 | * If NULL and thread_fn != NULL the default |
1573 | * primary handler is installed | |
f48fe81e TG |
1574 | * @thread_fn: Function called from the irq handler thread |
1575 | * If NULL, no irq thread is created | |
1da177e4 LT |
1576 | * @irqflags: Interrupt type flags |
1577 | * @devname: An ascii name for the claiming device | |
1578 | * @dev_id: A cookie passed back to the handler function | |
1579 | * | |
1580 | * This call allocates interrupt resources and enables the | |
1581 | * interrupt line and IRQ handling. From the point this | |
1582 | * call is made your handler function may be invoked. Since | |
1583 | * your handler function must clear any interrupt the board | |
1584 | * raises, you must take care both to initialise your hardware | |
1585 | * and to set up the interrupt handler in the right order. | |
1586 | * | |
3aa551c9 | 1587 | * If you want to set up a threaded irq handler for your device |
6d21af4f | 1588 | * then you need to supply @handler and @thread_fn. @handler is |
3aa551c9 TG |
1589 | * still called in hard interrupt context and has to check |
1590 | * whether the interrupt originates from the device. If yes it | |
1591 | * needs to disable the interrupt on the device and return | |
39a2eddb | 1592 | * IRQ_WAKE_THREAD which will wake up the handler thread and run |
3aa551c9 TG |
1593 | * @thread_fn. This split handler design is necessary to support |
1594 | * shared interrupts. | |
1595 | * | |
1da177e4 LT |
1596 | * Dev_id must be globally unique. Normally the address of the |
1597 | * device data structure is used as the cookie. Since the handler | |
1598 | * receives this value it makes sense to use it. | |
1599 | * | |
1600 | * If your interrupt is shared you must pass a non NULL dev_id | |
1601 | * as this is required when freeing the interrupt. | |
1602 | * | |
1603 | * Flags: | |
1604 | * | |
3cca53b0 | 1605 | * IRQF_SHARED Interrupt is shared |
0c5d1eb7 | 1606 | * IRQF_TRIGGER_* Specify active edge(s) or level |
1da177e4 LT |
1607 | * |
1608 | */ | |
3aa551c9 TG |
1609 | int request_threaded_irq(unsigned int irq, irq_handler_t handler, |
1610 | irq_handler_t thread_fn, unsigned long irqflags, | |
1611 | const char *devname, void *dev_id) | |
1da177e4 | 1612 | { |
06fcb0c6 | 1613 | struct irqaction *action; |
08678b08 | 1614 | struct irq_desc *desc; |
d3c60047 | 1615 | int retval; |
1da177e4 | 1616 | |
e237a551 CF |
1617 | if (irq == IRQ_NOTCONNECTED) |
1618 | return -ENOTCONN; | |
1619 | ||
1da177e4 LT |
1620 | /* |
1621 | * Sanity-check: shared interrupts must pass in a real dev-ID, | |
1622 | * otherwise we'll have trouble later trying to figure out | |
1623 | * which interrupt is which (messes up the interrupt freeing | |
1624 | * logic etc). | |
17f48034 RW |
1625 | * |
1626 | * Also IRQF_COND_SUSPEND only makes sense for shared interrupts and | |
1627 | * it cannot be set along with IRQF_NO_SUSPEND. | |
1da177e4 | 1628 | */ |
17f48034 RW |
1629 | if (((irqflags & IRQF_SHARED) && !dev_id) || |
1630 | (!(irqflags & IRQF_SHARED) && (irqflags & IRQF_COND_SUSPEND)) || | |
1631 | ((irqflags & IRQF_NO_SUSPEND) && (irqflags & IRQF_COND_SUSPEND))) | |
1da177e4 | 1632 | return -EINVAL; |
7d94f7ca | 1633 | |
cb5bc832 | 1634 | desc = irq_to_desc(irq); |
7d94f7ca | 1635 | if (!desc) |
1da177e4 | 1636 | return -EINVAL; |
7d94f7ca | 1637 | |
31d9d9b6 MZ |
1638 | if (!irq_settings_can_request(desc) || |
1639 | WARN_ON(irq_settings_is_per_cpu_devid(desc))) | |
6550c775 | 1640 | return -EINVAL; |
b25c340c TG |
1641 | |
1642 | if (!handler) { | |
1643 | if (!thread_fn) | |
1644 | return -EINVAL; | |
1645 | handler = irq_default_primary_handler; | |
1646 | } | |
1da177e4 | 1647 | |
45535732 | 1648 | action = kzalloc(sizeof(struct irqaction), GFP_KERNEL); |
1da177e4 LT |
1649 | if (!action) |
1650 | return -ENOMEM; | |
1651 | ||
1652 | action->handler = handler; | |
3aa551c9 | 1653 | action->thread_fn = thread_fn; |
1da177e4 | 1654 | action->flags = irqflags; |
1da177e4 | 1655 | action->name = devname; |
1da177e4 LT |
1656 | action->dev_id = dev_id; |
1657 | ||
3876ec9e | 1658 | chip_bus_lock(desc); |
d3c60047 | 1659 | retval = __setup_irq(irq, desc, action); |
3876ec9e | 1660 | chip_bus_sync_unlock(desc); |
70aedd24 | 1661 | |
2a1d3ab8 TG |
1662 | if (retval) { |
1663 | kfree(action->secondary); | |
377bf1e4 | 1664 | kfree(action); |
2a1d3ab8 | 1665 | } |
377bf1e4 | 1666 | |
6d83f94d | 1667 | #ifdef CONFIG_DEBUG_SHIRQ_FIXME |
6ce51c43 | 1668 | if (!retval && (irqflags & IRQF_SHARED)) { |
a304e1b8 DW |
1669 | /* |
1670 | * It's a shared IRQ -- the driver ought to be prepared for it | |
1671 | * to happen immediately, so let's make sure.... | |
377bf1e4 AV |
1672 | * We disable the irq to make sure that a 'real' IRQ doesn't |
1673 | * run in parallel with our fake. | |
a304e1b8 | 1674 | */ |
59845b1f | 1675 | unsigned long flags; |
a304e1b8 | 1676 | |
377bf1e4 | 1677 | disable_irq(irq); |
59845b1f | 1678 | local_irq_save(flags); |
377bf1e4 | 1679 | |
59845b1f | 1680 | handler(irq, dev_id); |
377bf1e4 | 1681 | |
59845b1f | 1682 | local_irq_restore(flags); |
377bf1e4 | 1683 | enable_irq(irq); |
a304e1b8 DW |
1684 | } |
1685 | #endif | |
1da177e4 LT |
1686 | return retval; |
1687 | } | |
3aa551c9 | 1688 | EXPORT_SYMBOL(request_threaded_irq); |
ae731f8d MZ |
1689 | |
1690 | /** | |
1691 | * request_any_context_irq - allocate an interrupt line | |
1692 | * @irq: Interrupt line to allocate | |
1693 | * @handler: Function to be called when the IRQ occurs. | |
1694 | * Threaded handler for threaded interrupts. | |
1695 | * @flags: Interrupt type flags | |
1696 | * @name: An ascii name for the claiming device | |
1697 | * @dev_id: A cookie passed back to the handler function | |
1698 | * | |
1699 | * This call allocates interrupt resources and enables the | |
1700 | * interrupt line and IRQ handling. It selects either a | |
1701 | * hardirq or threaded handling method depending on the | |
1702 | * context. | |
1703 | * | |
1704 | * On failure, it returns a negative value. On success, | |
1705 | * it returns either IRQC_IS_HARDIRQ or IRQC_IS_NESTED. | |
1706 | */ | |
1707 | int request_any_context_irq(unsigned int irq, irq_handler_t handler, | |
1708 | unsigned long flags, const char *name, void *dev_id) | |
1709 | { | |
e237a551 | 1710 | struct irq_desc *desc; |
ae731f8d MZ |
1711 | int ret; |
1712 | ||
e237a551 CF |
1713 | if (irq == IRQ_NOTCONNECTED) |
1714 | return -ENOTCONN; | |
1715 | ||
1716 | desc = irq_to_desc(irq); | |
ae731f8d MZ |
1717 | if (!desc) |
1718 | return -EINVAL; | |
1719 | ||
1ccb4e61 | 1720 | if (irq_settings_is_nested_thread(desc)) { |
ae731f8d MZ |
1721 | ret = request_threaded_irq(irq, NULL, handler, |
1722 | flags, name, dev_id); | |
1723 | return !ret ? IRQC_IS_NESTED : ret; | |
1724 | } | |
1725 | ||
1726 | ret = request_irq(irq, handler, flags, name, dev_id); | |
1727 | return !ret ? IRQC_IS_HARDIRQ : ret; | |
1728 | } | |
1729 | EXPORT_SYMBOL_GPL(request_any_context_irq); | |
31d9d9b6 | 1730 | |
1e7c5fd2 | 1731 | void enable_percpu_irq(unsigned int irq, unsigned int type) |
31d9d9b6 MZ |
1732 | { |
1733 | unsigned int cpu = smp_processor_id(); | |
1734 | unsigned long flags; | |
1735 | struct irq_desc *desc = irq_get_desc_lock(irq, &flags, IRQ_GET_DESC_CHECK_PERCPU); | |
1736 | ||
1737 | if (!desc) | |
1738 | return; | |
1739 | ||
1e7c5fd2 MZ |
1740 | type &= IRQ_TYPE_SENSE_MASK; |
1741 | if (type != IRQ_TYPE_NONE) { | |
1742 | int ret; | |
1743 | ||
a1ff541a | 1744 | ret = __irq_set_trigger(desc, type); |
1e7c5fd2 MZ |
1745 | |
1746 | if (ret) { | |
32cffdde | 1747 | WARN(1, "failed to set type for IRQ%d\n", irq); |
1e7c5fd2 MZ |
1748 | goto out; |
1749 | } | |
1750 | } | |
1751 | ||
31d9d9b6 | 1752 | irq_percpu_enable(desc, cpu); |
1e7c5fd2 | 1753 | out: |
31d9d9b6 MZ |
1754 | irq_put_desc_unlock(desc, flags); |
1755 | } | |
36a5df85 | 1756 | EXPORT_SYMBOL_GPL(enable_percpu_irq); |
31d9d9b6 | 1757 | |
f0cb3220 TP |
1758 | /** |
1759 | * irq_percpu_is_enabled - Check whether the per cpu irq is enabled | |
1760 | * @irq: Linux irq number to check for | |
1761 | * | |
1762 | * Must be called from a non migratable context. Returns the enable | |
1763 | * state of a per cpu interrupt on the current cpu. | |
1764 | */ | |
1765 | bool irq_percpu_is_enabled(unsigned int irq) | |
1766 | { | |
1767 | unsigned int cpu = smp_processor_id(); | |
1768 | struct irq_desc *desc; | |
1769 | unsigned long flags; | |
1770 | bool is_enabled; | |
1771 | ||
1772 | desc = irq_get_desc_lock(irq, &flags, IRQ_GET_DESC_CHECK_PERCPU); | |
1773 | if (!desc) | |
1774 | return false; | |
1775 | ||
1776 | is_enabled = cpumask_test_cpu(cpu, desc->percpu_enabled); | |
1777 | irq_put_desc_unlock(desc, flags); | |
1778 | ||
1779 | return is_enabled; | |
1780 | } | |
1781 | EXPORT_SYMBOL_GPL(irq_percpu_is_enabled); | |
1782 | ||
31d9d9b6 MZ |
1783 | void disable_percpu_irq(unsigned int irq) |
1784 | { | |
1785 | unsigned int cpu = smp_processor_id(); | |
1786 | unsigned long flags; | |
1787 | struct irq_desc *desc = irq_get_desc_lock(irq, &flags, IRQ_GET_DESC_CHECK_PERCPU); | |
1788 | ||
1789 | if (!desc) | |
1790 | return; | |
1791 | ||
1792 | irq_percpu_disable(desc, cpu); | |
1793 | irq_put_desc_unlock(desc, flags); | |
1794 | } | |
36a5df85 | 1795 | EXPORT_SYMBOL_GPL(disable_percpu_irq); |
31d9d9b6 MZ |
1796 | |
1797 | /* | |
1798 | * Internal function to unregister a percpu irqaction. | |
1799 | */ | |
1800 | static struct irqaction *__free_percpu_irq(unsigned int irq, void __percpu *dev_id) | |
1801 | { | |
1802 | struct irq_desc *desc = irq_to_desc(irq); | |
1803 | struct irqaction *action; | |
1804 | unsigned long flags; | |
1805 | ||
1806 | WARN(in_interrupt(), "Trying to free IRQ %d from IRQ context!\n", irq); | |
1807 | ||
1808 | if (!desc) | |
1809 | return NULL; | |
1810 | ||
1811 | raw_spin_lock_irqsave(&desc->lock, flags); | |
1812 | ||
1813 | action = desc->action; | |
1814 | if (!action || action->percpu_dev_id != dev_id) { | |
1815 | WARN(1, "Trying to free already-free IRQ %d\n", irq); | |
1816 | goto bad; | |
1817 | } | |
1818 | ||
1819 | if (!cpumask_empty(desc->percpu_enabled)) { | |
1820 | WARN(1, "percpu IRQ %d still enabled on CPU%d!\n", | |
1821 | irq, cpumask_first(desc->percpu_enabled)); | |
1822 | goto bad; | |
1823 | } | |
1824 | ||
1825 | /* Found it - now remove it from the list of entries: */ | |
1826 | desc->action = NULL; | |
1827 | ||
1828 | raw_spin_unlock_irqrestore(&desc->lock, flags); | |
1829 | ||
1830 | unregister_handler_proc(irq, action); | |
1831 | ||
1832 | module_put(desc->owner); | |
1833 | return action; | |
1834 | ||
1835 | bad: | |
1836 | raw_spin_unlock_irqrestore(&desc->lock, flags); | |
1837 | return NULL; | |
1838 | } | |
1839 | ||
1840 | /** | |
1841 | * remove_percpu_irq - free a per-cpu interrupt | |
1842 | * @irq: Interrupt line to free | |
1843 | * @act: irqaction for the interrupt | |
1844 | * | |
1845 | * Used to remove interrupts statically setup by the early boot process. | |
1846 | */ | |
1847 | void remove_percpu_irq(unsigned int irq, struct irqaction *act) | |
1848 | { | |
1849 | struct irq_desc *desc = irq_to_desc(irq); | |
1850 | ||
1851 | if (desc && irq_settings_is_per_cpu_devid(desc)) | |
1852 | __free_percpu_irq(irq, act->percpu_dev_id); | |
1853 | } | |
1854 | ||
1855 | /** | |
1856 | * free_percpu_irq - free an interrupt allocated with request_percpu_irq | |
1857 | * @irq: Interrupt line to free | |
1858 | * @dev_id: Device identity to free | |
1859 | * | |
1860 | * Remove a percpu interrupt handler. The handler is removed, but | |
1861 | * the interrupt line is not disabled. This must be done on each | |
1862 | * CPU before calling this function. The function does not return | |
1863 | * until any executing interrupts for this IRQ have completed. | |
1864 | * | |
1865 | * This function must not be called from interrupt context. | |
1866 | */ | |
1867 | void free_percpu_irq(unsigned int irq, void __percpu *dev_id) | |
1868 | { | |
1869 | struct irq_desc *desc = irq_to_desc(irq); | |
1870 | ||
1871 | if (!desc || !irq_settings_is_per_cpu_devid(desc)) | |
1872 | return; | |
1873 | ||
1874 | chip_bus_lock(desc); | |
1875 | kfree(__free_percpu_irq(irq, dev_id)); | |
1876 | chip_bus_sync_unlock(desc); | |
1877 | } | |
aec2e2ad | 1878 | EXPORT_SYMBOL_GPL(free_percpu_irq); |
31d9d9b6 MZ |
1879 | |
1880 | /** | |
1881 | * setup_percpu_irq - setup a per-cpu interrupt | |
1882 | * @irq: Interrupt line to setup | |
1883 | * @act: irqaction for the interrupt | |
1884 | * | |
1885 | * Used to statically setup per-cpu interrupts in the early boot process. | |
1886 | */ | |
1887 | int setup_percpu_irq(unsigned int irq, struct irqaction *act) | |
1888 | { | |
1889 | struct irq_desc *desc = irq_to_desc(irq); | |
1890 | int retval; | |
1891 | ||
1892 | if (!desc || !irq_settings_is_per_cpu_devid(desc)) | |
1893 | return -EINVAL; | |
1894 | chip_bus_lock(desc); | |
1895 | retval = __setup_irq(irq, desc, act); | |
1896 | chip_bus_sync_unlock(desc); | |
1897 | ||
1898 | return retval; | |
1899 | } | |
1900 | ||
1901 | /** | |
1902 | * request_percpu_irq - allocate a percpu interrupt line | |
1903 | * @irq: Interrupt line to allocate | |
1904 | * @handler: Function to be called when the IRQ occurs. | |
1905 | * @devname: An ascii name for the claiming device | |
1906 | * @dev_id: A percpu cookie passed back to the handler function | |
1907 | * | |
a1b7febd MR |
1908 | * This call allocates interrupt resources and enables the |
1909 | * interrupt on the local CPU. If the interrupt is supposed to be | |
1910 | * enabled on other CPUs, it has to be done on each CPU using | |
1911 | * enable_percpu_irq(). | |
31d9d9b6 MZ |
1912 | * |
1913 | * Dev_id must be globally unique. It is a per-cpu variable, and | |
1914 | * the handler gets called with the interrupted CPU's instance of | |
1915 | * that variable. | |
1916 | */ | |
1917 | int request_percpu_irq(unsigned int irq, irq_handler_t handler, | |
1918 | const char *devname, void __percpu *dev_id) | |
1919 | { | |
1920 | struct irqaction *action; | |
1921 | struct irq_desc *desc; | |
1922 | int retval; | |
1923 | ||
1924 | if (!dev_id) | |
1925 | return -EINVAL; | |
1926 | ||
1927 | desc = irq_to_desc(irq); | |
1928 | if (!desc || !irq_settings_can_request(desc) || | |
1929 | !irq_settings_is_per_cpu_devid(desc)) | |
1930 | return -EINVAL; | |
1931 | ||
1932 | action = kzalloc(sizeof(struct irqaction), GFP_KERNEL); | |
1933 | if (!action) | |
1934 | return -ENOMEM; | |
1935 | ||
1936 | action->handler = handler; | |
2ed0e645 | 1937 | action->flags = IRQF_PERCPU | IRQF_NO_SUSPEND; |
31d9d9b6 MZ |
1938 | action->name = devname; |
1939 | action->percpu_dev_id = dev_id; | |
1940 | ||
1941 | chip_bus_lock(desc); | |
1942 | retval = __setup_irq(irq, desc, action); | |
1943 | chip_bus_sync_unlock(desc); | |
1944 | ||
1945 | if (retval) | |
1946 | kfree(action); | |
1947 | ||
1948 | return retval; | |
1949 | } | |
aec2e2ad | 1950 | EXPORT_SYMBOL_GPL(request_percpu_irq); |
1b7047ed MZ |
1951 | |
1952 | /** | |
1953 | * irq_get_irqchip_state - returns the irqchip state of a interrupt. | |
1954 | * @irq: Interrupt line that is forwarded to a VM | |
1955 | * @which: One of IRQCHIP_STATE_* the caller wants to know about | |
1956 | * @state: a pointer to a boolean where the state is to be storeed | |
1957 | * | |
1958 | * This call snapshots the internal irqchip state of an | |
1959 | * interrupt, returning into @state the bit corresponding to | |
1960 | * stage @which | |
1961 | * | |
1962 | * This function should be called with preemption disabled if the | |
1963 | * interrupt controller has per-cpu registers. | |
1964 | */ | |
1965 | int irq_get_irqchip_state(unsigned int irq, enum irqchip_irq_state which, | |
1966 | bool *state) | |
1967 | { | |
1968 | struct irq_desc *desc; | |
1969 | struct irq_data *data; | |
1970 | struct irq_chip *chip; | |
1971 | unsigned long flags; | |
1972 | int err = -EINVAL; | |
1973 | ||
1974 | desc = irq_get_desc_buslock(irq, &flags, 0); | |
1975 | if (!desc) | |
1976 | return err; | |
1977 | ||
1978 | data = irq_desc_get_irq_data(desc); | |
1979 | ||
1980 | do { | |
1981 | chip = irq_data_get_irq_chip(data); | |
1982 | if (chip->irq_get_irqchip_state) | |
1983 | break; | |
1984 | #ifdef CONFIG_IRQ_DOMAIN_HIERARCHY | |
1985 | data = data->parent_data; | |
1986 | #else | |
1987 | data = NULL; | |
1988 | #endif | |
1989 | } while (data); | |
1990 | ||
1991 | if (data) | |
1992 | err = chip->irq_get_irqchip_state(data, which, state); | |
1993 | ||
1994 | irq_put_desc_busunlock(desc, flags); | |
1995 | return err; | |
1996 | } | |
1ee4fb3e | 1997 | EXPORT_SYMBOL_GPL(irq_get_irqchip_state); |
1b7047ed MZ |
1998 | |
1999 | /** | |
2000 | * irq_set_irqchip_state - set the state of a forwarded interrupt. | |
2001 | * @irq: Interrupt line that is forwarded to a VM | |
2002 | * @which: State to be restored (one of IRQCHIP_STATE_*) | |
2003 | * @val: Value corresponding to @which | |
2004 | * | |
2005 | * This call sets the internal irqchip state of an interrupt, | |
2006 | * depending on the value of @which. | |
2007 | * | |
2008 | * This function should be called with preemption disabled if the | |
2009 | * interrupt controller has per-cpu registers. | |
2010 | */ | |
2011 | int irq_set_irqchip_state(unsigned int irq, enum irqchip_irq_state which, | |
2012 | bool val) | |
2013 | { | |
2014 | struct irq_desc *desc; | |
2015 | struct irq_data *data; | |
2016 | struct irq_chip *chip; | |
2017 | unsigned long flags; | |
2018 | int err = -EINVAL; | |
2019 | ||
2020 | desc = irq_get_desc_buslock(irq, &flags, 0); | |
2021 | if (!desc) | |
2022 | return err; | |
2023 | ||
2024 | data = irq_desc_get_irq_data(desc); | |
2025 | ||
2026 | do { | |
2027 | chip = irq_data_get_irq_chip(data); | |
2028 | if (chip->irq_set_irqchip_state) | |
2029 | break; | |
2030 | #ifdef CONFIG_IRQ_DOMAIN_HIERARCHY | |
2031 | data = data->parent_data; | |
2032 | #else | |
2033 | data = NULL; | |
2034 | #endif | |
2035 | } while (data); | |
2036 | ||
2037 | if (data) | |
2038 | err = chip->irq_set_irqchip_state(data, which, val); | |
2039 | ||
2040 | irq_put_desc_busunlock(desc, flags); | |
2041 | return err; | |
2042 | } | |
1ee4fb3e | 2043 | EXPORT_SYMBOL_GPL(irq_set_irqchip_state); |