]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - kernel/irq/manage.c
irq: DocBook/genericirq.tmpl: Correct various typos
[mirror_ubuntu-artful-kernel.git] / kernel / irq / manage.c
CommitLineData
1da177e4
LT
1/*
2 * linux/kernel/irq/manage.c
3 *
a34db9b2
IM
4 * Copyright (C) 1992, 1998-2006 Linus Torvalds, Ingo Molnar
5 * Copyright (C) 2005-2006 Thomas Gleixner
1da177e4
LT
6 *
7 * This file contains driver APIs to the irq subsystem.
8 */
9
97fd75b7
AM
10#define pr_fmt(fmt) "genirq: " fmt
11
1da177e4 12#include <linux/irq.h>
3aa551c9 13#include <linux/kthread.h>
1da177e4
LT
14#include <linux/module.h>
15#include <linux/random.h>
16#include <linux/interrupt.h>
1aeb272c 17#include <linux/slab.h>
3aa551c9 18#include <linux/sched.h>
8bd75c77 19#include <linux/sched/rt.h>
4d1d61a6 20#include <linux/task_work.h>
1da177e4
LT
21
22#include "internals.h"
23
8d32a307
TG
24#ifdef CONFIG_IRQ_FORCED_THREADING
25__read_mostly bool force_irqthreads;
26
27static int __init setup_forced_irqthreads(char *arg)
28{
29 force_irqthreads = true;
30 return 0;
31}
32early_param("threadirqs", setup_forced_irqthreads);
33#endif
34
1da177e4
LT
35/**
36 * synchronize_irq - wait for pending IRQ handlers (on other CPUs)
1e5d5331 37 * @irq: interrupt number to wait for
1da177e4
LT
38 *
39 * This function waits for any pending IRQ handlers for this interrupt
40 * to complete before returning. If you use this function while
41 * holding a resource the IRQ handler may need you will deadlock.
42 *
43 * This function may be called - with care - from IRQ context.
44 */
45void synchronize_irq(unsigned int irq)
46{
cb5bc832 47 struct irq_desc *desc = irq_to_desc(irq);
32f4125e 48 bool inprogress;
1da177e4 49
7d94f7ca 50 if (!desc)
c2b5a251
MW
51 return;
52
a98ce5c6
HX
53 do {
54 unsigned long flags;
55
56 /*
57 * Wait until we're out of the critical section. This might
58 * give the wrong answer due to the lack of memory barriers.
59 */
32f4125e 60 while (irqd_irq_inprogress(&desc->irq_data))
a98ce5c6
HX
61 cpu_relax();
62
63 /* Ok, that indicated we're done: double-check carefully. */
239007b8 64 raw_spin_lock_irqsave(&desc->lock, flags);
32f4125e 65 inprogress = irqd_irq_inprogress(&desc->irq_data);
239007b8 66 raw_spin_unlock_irqrestore(&desc->lock, flags);
a98ce5c6
HX
67
68 /* Oops, that failed? */
32f4125e 69 } while (inprogress);
3aa551c9
TG
70
71 /*
72 * We made sure that no hardirq handler is running. Now verify
73 * that no threaded handlers are active.
74 */
75 wait_event(desc->wait_for_threads, !atomic_read(&desc->threads_active));
1da177e4 76}
1da177e4
LT
77EXPORT_SYMBOL(synchronize_irq);
78
3aa551c9
TG
79#ifdef CONFIG_SMP
80cpumask_var_t irq_default_affinity;
81
771ee3b0
TG
82/**
83 * irq_can_set_affinity - Check if the affinity of a given irq can be set
84 * @irq: Interrupt to check
85 *
86 */
87int irq_can_set_affinity(unsigned int irq)
88{
08678b08 89 struct irq_desc *desc = irq_to_desc(irq);
771ee3b0 90
bce43032
TG
91 if (!desc || !irqd_can_balance(&desc->irq_data) ||
92 !desc->irq_data.chip || !desc->irq_data.chip->irq_set_affinity)
771ee3b0
TG
93 return 0;
94
95 return 1;
96}
97
591d2fb0
TG
98/**
99 * irq_set_thread_affinity - Notify irq threads to adjust affinity
100 * @desc: irq descriptor which has affitnity changed
101 *
102 * We just set IRQTF_AFFINITY and delegate the affinity setting
103 * to the interrupt thread itself. We can not call
104 * set_cpus_allowed_ptr() here as we hold desc->lock and this
105 * code can be called from hard interrupt context.
106 */
107void irq_set_thread_affinity(struct irq_desc *desc)
3aa551c9
TG
108{
109 struct irqaction *action = desc->action;
110
111 while (action) {
112 if (action->thread)
591d2fb0 113 set_bit(IRQTF_AFFINITY, &action->thread_flags);
3aa551c9
TG
114 action = action->next;
115 }
116}
117
1fa46f1f 118#ifdef CONFIG_GENERIC_PENDING_IRQ
0ef5ca1e 119static inline bool irq_can_move_pcntxt(struct irq_data *data)
1fa46f1f 120{
0ef5ca1e 121 return irqd_can_move_in_process_context(data);
1fa46f1f 122}
0ef5ca1e 123static inline bool irq_move_pending(struct irq_data *data)
1fa46f1f 124{
0ef5ca1e 125 return irqd_is_setaffinity_pending(data);
1fa46f1f
TG
126}
127static inline void
128irq_copy_pending(struct irq_desc *desc, const struct cpumask *mask)
129{
130 cpumask_copy(desc->pending_mask, mask);
131}
132static inline void
133irq_get_pending(struct cpumask *mask, struct irq_desc *desc)
134{
135 cpumask_copy(mask, desc->pending_mask);
136}
137#else
0ef5ca1e 138static inline bool irq_can_move_pcntxt(struct irq_data *data) { return true; }
cd22c0e4 139static inline bool irq_move_pending(struct irq_data *data) { return false; }
1fa46f1f
TG
140static inline void
141irq_copy_pending(struct irq_desc *desc, const struct cpumask *mask) { }
142static inline void
143irq_get_pending(struct cpumask *mask, struct irq_desc *desc) { }
144#endif
145
818b0f3b
JL
146int irq_do_set_affinity(struct irq_data *data, const struct cpumask *mask,
147 bool force)
148{
149 struct irq_desc *desc = irq_data_to_desc(data);
150 struct irq_chip *chip = irq_data_get_irq_chip(data);
151 int ret;
152
153 ret = chip->irq_set_affinity(data, mask, false);
154 switch (ret) {
155 case IRQ_SET_MASK_OK:
156 cpumask_copy(data->affinity, mask);
157 case IRQ_SET_MASK_OK_NOCOPY:
158 irq_set_thread_affinity(desc);
159 ret = 0;
160 }
161
162 return ret;
163}
164
c2d0c555 165int __irq_set_affinity_locked(struct irq_data *data, const struct cpumask *mask)
771ee3b0 166{
c2d0c555
DD
167 struct irq_chip *chip = irq_data_get_irq_chip(data);
168 struct irq_desc *desc = irq_data_to_desc(data);
1fa46f1f 169 int ret = 0;
771ee3b0 170
c2d0c555 171 if (!chip || !chip->irq_set_affinity)
771ee3b0
TG
172 return -EINVAL;
173
0ef5ca1e 174 if (irq_can_move_pcntxt(data)) {
818b0f3b 175 ret = irq_do_set_affinity(data, mask, false);
1fa46f1f 176 } else {
c2d0c555 177 irqd_set_move_pending(data);
1fa46f1f 178 irq_copy_pending(desc, mask);
57b150cc 179 }
1fa46f1f 180
cd7eab44
BH
181 if (desc->affinity_notify) {
182 kref_get(&desc->affinity_notify->kref);
183 schedule_work(&desc->affinity_notify->work);
184 }
c2d0c555
DD
185 irqd_set(data, IRQD_AFFINITY_SET);
186
187 return ret;
188}
189
190/**
191 * irq_set_affinity - Set the irq affinity of a given irq
192 * @irq: Interrupt to set affinity
30398bf6 193 * @mask: cpumask
c2d0c555
DD
194 *
195 */
196int irq_set_affinity(unsigned int irq, const struct cpumask *mask)
197{
198 struct irq_desc *desc = irq_to_desc(irq);
199 unsigned long flags;
200 int ret;
201
202 if (!desc)
203 return -EINVAL;
204
205 raw_spin_lock_irqsave(&desc->lock, flags);
206 ret = __irq_set_affinity_locked(irq_desc_get_irq_data(desc), mask);
239007b8 207 raw_spin_unlock_irqrestore(&desc->lock, flags);
1fa46f1f 208 return ret;
771ee3b0
TG
209}
210
e7a297b0
PWJ
211int irq_set_affinity_hint(unsigned int irq, const struct cpumask *m)
212{
e7a297b0 213 unsigned long flags;
31d9d9b6 214 struct irq_desc *desc = irq_get_desc_lock(irq, &flags, IRQ_GET_DESC_CHECK_GLOBAL);
e7a297b0
PWJ
215
216 if (!desc)
217 return -EINVAL;
e7a297b0 218 desc->affinity_hint = m;
02725e74 219 irq_put_desc_unlock(desc, flags);
e7a297b0
PWJ
220 return 0;
221}
222EXPORT_SYMBOL_GPL(irq_set_affinity_hint);
223
cd7eab44
BH
224static void irq_affinity_notify(struct work_struct *work)
225{
226 struct irq_affinity_notify *notify =
227 container_of(work, struct irq_affinity_notify, work);
228 struct irq_desc *desc = irq_to_desc(notify->irq);
229 cpumask_var_t cpumask;
230 unsigned long flags;
231
1fa46f1f 232 if (!desc || !alloc_cpumask_var(&cpumask, GFP_KERNEL))
cd7eab44
BH
233 goto out;
234
235 raw_spin_lock_irqsave(&desc->lock, flags);
0ef5ca1e 236 if (irq_move_pending(&desc->irq_data))
1fa46f1f 237 irq_get_pending(cpumask, desc);
cd7eab44 238 else
1fb0ef31 239 cpumask_copy(cpumask, desc->irq_data.affinity);
cd7eab44
BH
240 raw_spin_unlock_irqrestore(&desc->lock, flags);
241
242 notify->notify(notify, cpumask);
243
244 free_cpumask_var(cpumask);
245out:
246 kref_put(&notify->kref, notify->release);
247}
248
249/**
250 * irq_set_affinity_notifier - control notification of IRQ affinity changes
251 * @irq: Interrupt for which to enable/disable notification
252 * @notify: Context for notification, or %NULL to disable
253 * notification. Function pointers must be initialised;
254 * the other fields will be initialised by this function.
255 *
256 * Must be called in process context. Notification may only be enabled
257 * after the IRQ is allocated and must be disabled before the IRQ is
258 * freed using free_irq().
259 */
260int
261irq_set_affinity_notifier(unsigned int irq, struct irq_affinity_notify *notify)
262{
263 struct irq_desc *desc = irq_to_desc(irq);
264 struct irq_affinity_notify *old_notify;
265 unsigned long flags;
266
267 /* The release function is promised process context */
268 might_sleep();
269
270 if (!desc)
271 return -EINVAL;
272
273 /* Complete initialisation of *notify */
274 if (notify) {
275 notify->irq = irq;
276 kref_init(&notify->kref);
277 INIT_WORK(&notify->work, irq_affinity_notify);
278 }
279
280 raw_spin_lock_irqsave(&desc->lock, flags);
281 old_notify = desc->affinity_notify;
282 desc->affinity_notify = notify;
283 raw_spin_unlock_irqrestore(&desc->lock, flags);
284
285 if (old_notify)
286 kref_put(&old_notify->kref, old_notify->release);
287
288 return 0;
289}
290EXPORT_SYMBOL_GPL(irq_set_affinity_notifier);
291
18404756
MK
292#ifndef CONFIG_AUTO_IRQ_AFFINITY
293/*
294 * Generic version of the affinity autoselector.
295 */
3b8249e7
TG
296static int
297setup_affinity(unsigned int irq, struct irq_desc *desc, struct cpumask *mask)
18404756 298{
569bda8d 299 struct cpumask *set = irq_default_affinity;
818b0f3b 300 int node = desc->irq_data.node;
569bda8d 301
b008207c 302 /* Excludes PER_CPU and NO_BALANCE interrupts */
18404756
MK
303 if (!irq_can_set_affinity(irq))
304 return 0;
305
f6d87f4b
TG
306 /*
307 * Preserve an userspace affinity setup, but make sure that
308 * one of the targets is online.
309 */
2bdd1055 310 if (irqd_has_set(&desc->irq_data, IRQD_AFFINITY_SET)) {
569bda8d
TG
311 if (cpumask_intersects(desc->irq_data.affinity,
312 cpu_online_mask))
313 set = desc->irq_data.affinity;
0c6f8a8b 314 else
2bdd1055 315 irqd_clear(&desc->irq_data, IRQD_AFFINITY_SET);
f6d87f4b 316 }
18404756 317
3b8249e7 318 cpumask_and(mask, cpu_online_mask, set);
241fc640
PB
319 if (node != NUMA_NO_NODE) {
320 const struct cpumask *nodemask = cpumask_of_node(node);
321
322 /* make sure at least one of the cpus in nodemask is online */
323 if (cpumask_intersects(mask, nodemask))
324 cpumask_and(mask, mask, nodemask);
325 }
818b0f3b 326 irq_do_set_affinity(&desc->irq_data, mask, false);
18404756
MK
327 return 0;
328}
f6d87f4b 329#else
3b8249e7
TG
330static inline int
331setup_affinity(unsigned int irq, struct irq_desc *d, struct cpumask *mask)
f6d87f4b
TG
332{
333 return irq_select_affinity(irq);
334}
18404756
MK
335#endif
336
f6d87f4b
TG
337/*
338 * Called when affinity is set via /proc/irq
339 */
3b8249e7 340int irq_select_affinity_usr(unsigned int irq, struct cpumask *mask)
f6d87f4b
TG
341{
342 struct irq_desc *desc = irq_to_desc(irq);
343 unsigned long flags;
344 int ret;
345
239007b8 346 raw_spin_lock_irqsave(&desc->lock, flags);
3b8249e7 347 ret = setup_affinity(irq, desc, mask);
239007b8 348 raw_spin_unlock_irqrestore(&desc->lock, flags);
f6d87f4b
TG
349 return ret;
350}
351
352#else
3b8249e7
TG
353static inline int
354setup_affinity(unsigned int irq, struct irq_desc *desc, struct cpumask *mask)
f6d87f4b
TG
355{
356 return 0;
357}
1da177e4
LT
358#endif
359
0a0c5168
RW
360void __disable_irq(struct irq_desc *desc, unsigned int irq, bool suspend)
361{
362 if (suspend) {
685fd0b4 363 if (!desc->action || (desc->action->flags & IRQF_NO_SUSPEND))
0a0c5168 364 return;
c531e836 365 desc->istate |= IRQS_SUSPENDED;
0a0c5168
RW
366 }
367
3aae994f 368 if (!desc->depth++)
87923470 369 irq_disable(desc);
0a0c5168
RW
370}
371
02725e74
TG
372static int __disable_irq_nosync(unsigned int irq)
373{
374 unsigned long flags;
31d9d9b6 375 struct irq_desc *desc = irq_get_desc_buslock(irq, &flags, IRQ_GET_DESC_CHECK_GLOBAL);
02725e74
TG
376
377 if (!desc)
378 return -EINVAL;
379 __disable_irq(desc, irq, false);
380 irq_put_desc_busunlock(desc, flags);
381 return 0;
382}
383
1da177e4
LT
384/**
385 * disable_irq_nosync - disable an irq without waiting
386 * @irq: Interrupt to disable
387 *
388 * Disable the selected interrupt line. Disables and Enables are
389 * nested.
390 * Unlike disable_irq(), this function does not ensure existing
391 * instances of the IRQ handler have completed before returning.
392 *
393 * This function may be called from IRQ context.
394 */
395void disable_irq_nosync(unsigned int irq)
396{
02725e74 397 __disable_irq_nosync(irq);
1da177e4 398}
1da177e4
LT
399EXPORT_SYMBOL(disable_irq_nosync);
400
401/**
402 * disable_irq - disable an irq and wait for completion
403 * @irq: Interrupt to disable
404 *
405 * Disable the selected interrupt line. Enables and Disables are
406 * nested.
407 * This function waits for any pending IRQ handlers for this interrupt
408 * to complete before returning. If you use this function while
409 * holding a resource the IRQ handler may need you will deadlock.
410 *
411 * This function may be called - with care - from IRQ context.
412 */
413void disable_irq(unsigned int irq)
414{
02725e74 415 if (!__disable_irq_nosync(irq))
1da177e4
LT
416 synchronize_irq(irq);
417}
1da177e4
LT
418EXPORT_SYMBOL(disable_irq);
419
0a0c5168 420void __enable_irq(struct irq_desc *desc, unsigned int irq, bool resume)
1adb0850 421{
dc5f219e 422 if (resume) {
c531e836 423 if (!(desc->istate & IRQS_SUSPENDED)) {
dc5f219e
TG
424 if (!desc->action)
425 return;
426 if (!(desc->action->flags & IRQF_FORCE_RESUME))
427 return;
428 /* Pretend that it got disabled ! */
429 desc->depth++;
430 }
c531e836 431 desc->istate &= ~IRQS_SUSPENDED;
dc5f219e 432 }
0a0c5168 433
1adb0850
TG
434 switch (desc->depth) {
435 case 0:
0a0c5168 436 err_out:
b8c512f6 437 WARN(1, KERN_WARNING "Unbalanced enable for IRQ %d\n", irq);
1adb0850
TG
438 break;
439 case 1: {
c531e836 440 if (desc->istate & IRQS_SUSPENDED)
0a0c5168 441 goto err_out;
1adb0850 442 /* Prevent probing on this irq: */
1ccb4e61 443 irq_settings_set_noprobe(desc);
3aae994f 444 irq_enable(desc);
1adb0850
TG
445 check_irq_resend(desc, irq);
446 /* fall-through */
447 }
448 default:
449 desc->depth--;
450 }
451}
452
1da177e4
LT
453/**
454 * enable_irq - enable handling of an irq
455 * @irq: Interrupt to enable
456 *
457 * Undoes the effect of one call to disable_irq(). If this
458 * matches the last disable, processing of interrupts on this
459 * IRQ line is re-enabled.
460 *
70aedd24 461 * This function may be called from IRQ context only when
6b8ff312 462 * desc->irq_data.chip->bus_lock and desc->chip->bus_sync_unlock are NULL !
1da177e4
LT
463 */
464void enable_irq(unsigned int irq)
465{
1da177e4 466 unsigned long flags;
31d9d9b6 467 struct irq_desc *desc = irq_get_desc_buslock(irq, &flags, IRQ_GET_DESC_CHECK_GLOBAL);
1da177e4 468
7d94f7ca 469 if (!desc)
c2b5a251 470 return;
50f7c032
TG
471 if (WARN(!desc->irq_data.chip,
472 KERN_ERR "enable_irq before setup/request_irq: irq %u\n", irq))
02725e74 473 goto out;
2656c366 474
0a0c5168 475 __enable_irq(desc, irq, false);
02725e74
TG
476out:
477 irq_put_desc_busunlock(desc, flags);
1da177e4 478}
1da177e4
LT
479EXPORT_SYMBOL(enable_irq);
480
0c5d1eb7 481static int set_irq_wake_real(unsigned int irq, unsigned int on)
2db87321 482{
08678b08 483 struct irq_desc *desc = irq_to_desc(irq);
2db87321
UKK
484 int ret = -ENXIO;
485
60f96b41
SS
486 if (irq_desc_get_chip(desc)->flags & IRQCHIP_SKIP_SET_WAKE)
487 return 0;
488
2f7e99bb
TG
489 if (desc->irq_data.chip->irq_set_wake)
490 ret = desc->irq_data.chip->irq_set_wake(&desc->irq_data, on);
2db87321
UKK
491
492 return ret;
493}
494
ba9a2331 495/**
a0cd9ca2 496 * irq_set_irq_wake - control irq power management wakeup
ba9a2331
TG
497 * @irq: interrupt to control
498 * @on: enable/disable power management wakeup
499 *
15a647eb
DB
500 * Enable/disable power management wakeup mode, which is
501 * disabled by default. Enables and disables must match,
502 * just as they match for non-wakeup mode support.
503 *
504 * Wakeup mode lets this IRQ wake the system from sleep
505 * states like "suspend to RAM".
ba9a2331 506 */
a0cd9ca2 507int irq_set_irq_wake(unsigned int irq, unsigned int on)
ba9a2331 508{
ba9a2331 509 unsigned long flags;
31d9d9b6 510 struct irq_desc *desc = irq_get_desc_buslock(irq, &flags, IRQ_GET_DESC_CHECK_GLOBAL);
2db87321 511 int ret = 0;
ba9a2331 512
13863a66
JJ
513 if (!desc)
514 return -EINVAL;
515
15a647eb
DB
516 /* wakeup-capable irqs can be shared between drivers that
517 * don't need to have the same sleep mode behaviors.
518 */
15a647eb 519 if (on) {
2db87321
UKK
520 if (desc->wake_depth++ == 0) {
521 ret = set_irq_wake_real(irq, on);
522 if (ret)
523 desc->wake_depth = 0;
524 else
7f94226f 525 irqd_set(&desc->irq_data, IRQD_WAKEUP_STATE);
2db87321 526 }
15a647eb
DB
527 } else {
528 if (desc->wake_depth == 0) {
7a2c4770 529 WARN(1, "Unbalanced IRQ %d wake disable\n", irq);
2db87321
UKK
530 } else if (--desc->wake_depth == 0) {
531 ret = set_irq_wake_real(irq, on);
532 if (ret)
533 desc->wake_depth = 1;
534 else
7f94226f 535 irqd_clear(&desc->irq_data, IRQD_WAKEUP_STATE);
2db87321 536 }
15a647eb 537 }
02725e74 538 irq_put_desc_busunlock(desc, flags);
ba9a2331
TG
539 return ret;
540}
a0cd9ca2 541EXPORT_SYMBOL(irq_set_irq_wake);
ba9a2331 542
1da177e4
LT
543/*
544 * Internal function that tells the architecture code whether a
545 * particular irq has been exclusively allocated or is available
546 * for driver use.
547 */
548int can_request_irq(unsigned int irq, unsigned long irqflags)
549{
cc8c3b78 550 unsigned long flags;
31d9d9b6 551 struct irq_desc *desc = irq_get_desc_lock(irq, &flags, 0);
02725e74 552 int canrequest = 0;
1da177e4 553
7d94f7ca
YL
554 if (!desc)
555 return 0;
556
02725e74 557 if (irq_settings_can_request(desc)) {
2779db8d
BH
558 if (!desc->action ||
559 irqflags & desc->action->flags & IRQF_SHARED)
560 canrequest = 1;
02725e74
TG
561 }
562 irq_put_desc_unlock(desc, flags);
563 return canrequest;
1da177e4
LT
564}
565
0c5d1eb7 566int __irq_set_trigger(struct irq_desc *desc, unsigned int irq,
b2ba2c30 567 unsigned long flags)
82736f4d 568{
6b8ff312 569 struct irq_chip *chip = desc->irq_data.chip;
d4d5e089 570 int ret, unmask = 0;
82736f4d 571
b2ba2c30 572 if (!chip || !chip->irq_set_type) {
82736f4d
UKK
573 /*
574 * IRQF_TRIGGER_* but the PIC does not support multiple
575 * flow-types?
576 */
97fd75b7 577 pr_debug("No set_type function for IRQ %d (%s)\n", irq,
f5d89470 578 chip ? (chip->name ? : "unknown") : "unknown");
82736f4d
UKK
579 return 0;
580 }
581
876dbd4c 582 flags &= IRQ_TYPE_SENSE_MASK;
d4d5e089
TG
583
584 if (chip->flags & IRQCHIP_SET_TYPE_MASKED) {
32f4125e 585 if (!irqd_irq_masked(&desc->irq_data))
d4d5e089 586 mask_irq(desc);
32f4125e 587 if (!irqd_irq_disabled(&desc->irq_data))
d4d5e089
TG
588 unmask = 1;
589 }
590
f2b662da 591 /* caller masked out all except trigger mode flags */
b2ba2c30 592 ret = chip->irq_set_type(&desc->irq_data, flags);
82736f4d 593
876dbd4c
TG
594 switch (ret) {
595 case IRQ_SET_MASK_OK:
596 irqd_clear(&desc->irq_data, IRQD_TRIGGER_MASK);
597 irqd_set(&desc->irq_data, flags);
598
599 case IRQ_SET_MASK_OK_NOCOPY:
600 flags = irqd_get_trigger_type(&desc->irq_data);
601 irq_settings_set_trigger_mask(desc, flags);
602 irqd_clear(&desc->irq_data, IRQD_LEVEL);
603 irq_settings_clr_level(desc);
604 if (flags & IRQ_TYPE_LEVEL_MASK) {
605 irq_settings_set_level(desc);
606 irqd_set(&desc->irq_data, IRQD_LEVEL);
607 }
46732475 608
d4d5e089 609 ret = 0;
8fff39e0 610 break;
876dbd4c 611 default:
97fd75b7 612 pr_err("Setting trigger mode %lu for irq %u failed (%pF)\n",
876dbd4c 613 flags, irq, chip->irq_set_type);
0c5d1eb7 614 }
d4d5e089
TG
615 if (unmask)
616 unmask_irq(desc);
82736f4d
UKK
617 return ret;
618}
619
293a7a0a
TG
620#ifdef CONFIG_HARDIRQS_SW_RESEND
621int irq_set_parent(int irq, int parent_irq)
622{
623 unsigned long flags;
624 struct irq_desc *desc = irq_get_desc_lock(irq, &flags, 0);
625
626 if (!desc)
627 return -EINVAL;
628
629 desc->parent_irq = parent_irq;
630
631 irq_put_desc_unlock(desc, flags);
632 return 0;
633}
634#endif
635
b25c340c
TG
636/*
637 * Default primary interrupt handler for threaded interrupts. Is
638 * assigned as primary handler when request_threaded_irq is called
639 * with handler == NULL. Useful for oneshot interrupts.
640 */
641static irqreturn_t irq_default_primary_handler(int irq, void *dev_id)
642{
643 return IRQ_WAKE_THREAD;
644}
645
399b5da2
TG
646/*
647 * Primary handler for nested threaded interrupts. Should never be
648 * called.
649 */
650static irqreturn_t irq_nested_primary_handler(int irq, void *dev_id)
651{
652 WARN(1, "Primary handler called for nested irq %d\n", irq);
653 return IRQ_NONE;
654}
655
3aa551c9
TG
656static int irq_wait_for_interrupt(struct irqaction *action)
657{
550acb19
IY
658 set_current_state(TASK_INTERRUPTIBLE);
659
3aa551c9 660 while (!kthread_should_stop()) {
f48fe81e
TG
661
662 if (test_and_clear_bit(IRQTF_RUNTHREAD,
663 &action->thread_flags)) {
3aa551c9
TG
664 __set_current_state(TASK_RUNNING);
665 return 0;
f48fe81e
TG
666 }
667 schedule();
550acb19 668 set_current_state(TASK_INTERRUPTIBLE);
3aa551c9 669 }
550acb19 670 __set_current_state(TASK_RUNNING);
3aa551c9
TG
671 return -1;
672}
673
b25c340c
TG
674/*
675 * Oneshot interrupts keep the irq line masked until the threaded
676 * handler finished. unmask if the interrupt has not been disabled and
677 * is marked MASKED.
678 */
b5faba21 679static void irq_finalize_oneshot(struct irq_desc *desc,
f3f79e38 680 struct irqaction *action)
b25c340c 681{
b5faba21
TG
682 if (!(desc->istate & IRQS_ONESHOT))
683 return;
0b1adaa0 684again:
3876ec9e 685 chip_bus_lock(desc);
239007b8 686 raw_spin_lock_irq(&desc->lock);
0b1adaa0
TG
687
688 /*
689 * Implausible though it may be we need to protect us against
690 * the following scenario:
691 *
692 * The thread is faster done than the hard interrupt handler
693 * on the other CPU. If we unmask the irq line then the
694 * interrupt can come in again and masks the line, leaves due
009b4c3b 695 * to IRQS_INPROGRESS and the irq line is masked forever.
b5faba21
TG
696 *
697 * This also serializes the state of shared oneshot handlers
698 * versus "desc->threads_onehsot |= action->thread_mask;" in
699 * irq_wake_thread(). See the comment there which explains the
700 * serialization.
0b1adaa0 701 */
32f4125e 702 if (unlikely(irqd_irq_inprogress(&desc->irq_data))) {
0b1adaa0 703 raw_spin_unlock_irq(&desc->lock);
3876ec9e 704 chip_bus_sync_unlock(desc);
0b1adaa0
TG
705 cpu_relax();
706 goto again;
707 }
708
b5faba21
TG
709 /*
710 * Now check again, whether the thread should run. Otherwise
711 * we would clear the threads_oneshot bit of this thread which
712 * was just set.
713 */
f3f79e38 714 if (test_bit(IRQTF_RUNTHREAD, &action->thread_flags))
b5faba21
TG
715 goto out_unlock;
716
717 desc->threads_oneshot &= ~action->thread_mask;
718
32f4125e
TG
719 if (!desc->threads_oneshot && !irqd_irq_disabled(&desc->irq_data) &&
720 irqd_irq_masked(&desc->irq_data))
721 unmask_irq(desc);
722
b5faba21 723out_unlock:
239007b8 724 raw_spin_unlock_irq(&desc->lock);
3876ec9e 725 chip_bus_sync_unlock(desc);
b25c340c
TG
726}
727
61f38261 728#ifdef CONFIG_SMP
591d2fb0 729/*
d4d5e089 730 * Check whether we need to chasnge the affinity of the interrupt thread.
591d2fb0
TG
731 */
732static void
733irq_thread_check_affinity(struct irq_desc *desc, struct irqaction *action)
734{
735 cpumask_var_t mask;
04aa530e 736 bool valid = true;
591d2fb0
TG
737
738 if (!test_and_clear_bit(IRQTF_AFFINITY, &action->thread_flags))
739 return;
740
741 /*
742 * In case we are out of memory we set IRQTF_AFFINITY again and
743 * try again next time
744 */
745 if (!alloc_cpumask_var(&mask, GFP_KERNEL)) {
746 set_bit(IRQTF_AFFINITY, &action->thread_flags);
747 return;
748 }
749
239007b8 750 raw_spin_lock_irq(&desc->lock);
04aa530e
TG
751 /*
752 * This code is triggered unconditionally. Check the affinity
753 * mask pointer. For CPU_MASK_OFFSTACK=n this is optimized out.
754 */
755 if (desc->irq_data.affinity)
756 cpumask_copy(mask, desc->irq_data.affinity);
757 else
758 valid = false;
239007b8 759 raw_spin_unlock_irq(&desc->lock);
591d2fb0 760
04aa530e
TG
761 if (valid)
762 set_cpus_allowed_ptr(current, mask);
591d2fb0
TG
763 free_cpumask_var(mask);
764}
61f38261
BP
765#else
766static inline void
767irq_thread_check_affinity(struct irq_desc *desc, struct irqaction *action) { }
768#endif
591d2fb0 769
8d32a307
TG
770/*
771 * Interrupts which are not explicitely requested as threaded
772 * interrupts rely on the implicit bh/preempt disable of the hard irq
773 * context. So we need to disable bh here to avoid deadlocks and other
774 * side effects.
775 */
3a43e05f 776static irqreturn_t
8d32a307
TG
777irq_forced_thread_fn(struct irq_desc *desc, struct irqaction *action)
778{
3a43e05f
SAS
779 irqreturn_t ret;
780
8d32a307 781 local_bh_disable();
3a43e05f 782 ret = action->thread_fn(action->irq, action->dev_id);
f3f79e38 783 irq_finalize_oneshot(desc, action);
8d32a307 784 local_bh_enable();
3a43e05f 785 return ret;
8d32a307
TG
786}
787
788/*
789 * Interrupts explicitely requested as threaded interupts want to be
790 * preemtible - many of them need to sleep and wait for slow busses to
791 * complete.
792 */
3a43e05f
SAS
793static irqreturn_t irq_thread_fn(struct irq_desc *desc,
794 struct irqaction *action)
8d32a307 795{
3a43e05f
SAS
796 irqreturn_t ret;
797
798 ret = action->thread_fn(action->irq, action->dev_id);
f3f79e38 799 irq_finalize_oneshot(desc, action);
3a43e05f 800 return ret;
8d32a307
TG
801}
802
7140ea19
IY
803static void wake_threads_waitq(struct irq_desc *desc)
804{
805 if (atomic_dec_and_test(&desc->threads_active) &&
806 waitqueue_active(&desc->wait_for_threads))
807 wake_up(&desc->wait_for_threads);
808}
809
67d12145 810static void irq_thread_dtor(struct callback_head *unused)
4d1d61a6
ON
811{
812 struct task_struct *tsk = current;
813 struct irq_desc *desc;
814 struct irqaction *action;
815
816 if (WARN_ON_ONCE(!(current->flags & PF_EXITING)))
817 return;
818
819 action = kthread_data(tsk);
820
fb21affa 821 pr_err("exiting task \"%s\" (%d) is an active IRQ thread (irq %d)\n",
19af395d 822 tsk->comm, tsk->pid, action->irq);
4d1d61a6
ON
823
824
825 desc = irq_to_desc(action->irq);
826 /*
827 * If IRQTF_RUNTHREAD is set, we need to decrement
828 * desc->threads_active and wake possible waiters.
829 */
830 if (test_and_clear_bit(IRQTF_RUNTHREAD, &action->thread_flags))
831 wake_threads_waitq(desc);
832
833 /* Prevent a stale desc->threads_oneshot */
834 irq_finalize_oneshot(desc, action);
835}
836
3aa551c9
TG
837/*
838 * Interrupt handler thread
839 */
840static int irq_thread(void *data)
841{
67d12145 842 struct callback_head on_exit_work;
3aa551c9
TG
843 struct irqaction *action = data;
844 struct irq_desc *desc = irq_to_desc(action->irq);
3a43e05f
SAS
845 irqreturn_t (*handler_fn)(struct irq_desc *desc,
846 struct irqaction *action);
3aa551c9 847
540b60e2 848 if (force_irqthreads && test_bit(IRQTF_FORCED_THREAD,
8d32a307
TG
849 &action->thread_flags))
850 handler_fn = irq_forced_thread_fn;
851 else
852 handler_fn = irq_thread_fn;
853
41f9d29f 854 init_task_work(&on_exit_work, irq_thread_dtor);
4d1d61a6 855 task_work_add(current, &on_exit_work, false);
3aa551c9 856
f3de44ed
SM
857 irq_thread_check_affinity(desc, action);
858
3aa551c9 859 while (!irq_wait_for_interrupt(action)) {
7140ea19 860 irqreturn_t action_ret;
3aa551c9 861
591d2fb0
TG
862 irq_thread_check_affinity(desc, action);
863
7140ea19
IY
864 action_ret = handler_fn(desc, action);
865 if (!noirqdebug)
866 note_interrupt(action->irq, desc, action_ret);
3aa551c9 867
7140ea19 868 wake_threads_waitq(desc);
3aa551c9
TG
869 }
870
7140ea19
IY
871 /*
872 * This is the regular exit path. __free_irq() is stopping the
873 * thread via kthread_stop() after calling
874 * synchronize_irq(). So neither IRQTF_RUNTHREAD nor the
e04268b0
TG
875 * oneshot mask bit can be set. We cannot verify that as we
876 * cannot touch the oneshot mask at this point anymore as
877 * __setup_irq() might have given out currents thread_mask
878 * again.
3aa551c9 879 */
4d1d61a6 880 task_work_cancel(current, irq_thread_dtor);
3aa551c9
TG
881 return 0;
882}
883
8d32a307
TG
884static void irq_setup_forced_threading(struct irqaction *new)
885{
886 if (!force_irqthreads)
887 return;
888 if (new->flags & (IRQF_NO_THREAD | IRQF_PERCPU | IRQF_ONESHOT))
889 return;
890
891 new->flags |= IRQF_ONESHOT;
892
893 if (!new->thread_fn) {
894 set_bit(IRQTF_FORCED_THREAD, &new->thread_flags);
895 new->thread_fn = new->handler;
896 new->handler = irq_default_primary_handler;
897 }
898}
899
1da177e4
LT
900/*
901 * Internal function to register an irqaction - typically used to
902 * allocate special interrupts that are part of the architecture.
903 */
d3c60047 904static int
327ec569 905__setup_irq(unsigned int irq, struct irq_desc *desc, struct irqaction *new)
1da177e4 906{
f17c7545 907 struct irqaction *old, **old_ptr;
b5faba21 908 unsigned long flags, thread_mask = 0;
3b8249e7
TG
909 int ret, nested, shared = 0;
910 cpumask_var_t mask;
1da177e4 911
7d94f7ca 912 if (!desc)
c2b5a251
MW
913 return -EINVAL;
914
6b8ff312 915 if (desc->irq_data.chip == &no_irq_chip)
1da177e4 916 return -ENOSYS;
b6873807
SAS
917 if (!try_module_get(desc->owner))
918 return -ENODEV;
1da177e4 919
3aa551c9 920 /*
399b5da2
TG
921 * Check whether the interrupt nests into another interrupt
922 * thread.
923 */
1ccb4e61 924 nested = irq_settings_is_nested_thread(desc);
399b5da2 925 if (nested) {
b6873807
SAS
926 if (!new->thread_fn) {
927 ret = -EINVAL;
928 goto out_mput;
929 }
399b5da2
TG
930 /*
931 * Replace the primary handler which was provided from
932 * the driver for non nested interrupt handling by the
933 * dummy function which warns when called.
934 */
935 new->handler = irq_nested_primary_handler;
8d32a307 936 } else {
7f1b1244
PM
937 if (irq_settings_can_thread(desc))
938 irq_setup_forced_threading(new);
399b5da2
TG
939 }
940
3aa551c9 941 /*
399b5da2
TG
942 * Create a handler thread when a thread function is supplied
943 * and the interrupt does not nest into another interrupt
944 * thread.
3aa551c9 945 */
399b5da2 946 if (new->thread_fn && !nested) {
3aa551c9 947 struct task_struct *t;
ee238713
IS
948 static const struct sched_param param = {
949 .sched_priority = MAX_USER_RT_PRIO/2,
950 };
3aa551c9
TG
951
952 t = kthread_create(irq_thread, new, "irq/%d-%s", irq,
953 new->name);
b6873807
SAS
954 if (IS_ERR(t)) {
955 ret = PTR_ERR(t);
956 goto out_mput;
957 }
ee238713
IS
958
959 sched_setscheduler(t, SCHED_FIFO, &param);
960
3aa551c9
TG
961 /*
962 * We keep the reference to the task struct even if
963 * the thread dies to avoid that the interrupt code
964 * references an already freed task_struct.
965 */
966 get_task_struct(t);
967 new->thread = t;
04aa530e
TG
968 /*
969 * Tell the thread to set its affinity. This is
970 * important for shared interrupt handlers as we do
971 * not invoke setup_affinity() for the secondary
972 * handlers as everything is already set up. Even for
973 * interrupts marked with IRQF_NO_BALANCE this is
974 * correct as we want the thread to move to the cpu(s)
975 * on which the requesting code placed the interrupt.
976 */
977 set_bit(IRQTF_AFFINITY, &new->thread_flags);
3aa551c9
TG
978 }
979
3b8249e7
TG
980 if (!alloc_cpumask_var(&mask, GFP_KERNEL)) {
981 ret = -ENOMEM;
982 goto out_thread;
983 }
984
dc9b229a
TG
985 /*
986 * Drivers are often written to work w/o knowledge about the
987 * underlying irq chip implementation, so a request for a
988 * threaded irq without a primary hard irq context handler
989 * requires the ONESHOT flag to be set. Some irq chips like
990 * MSI based interrupts are per se one shot safe. Check the
991 * chip flags, so we can avoid the unmask dance at the end of
992 * the threaded handler for those.
993 */
994 if (desc->irq_data.chip->flags & IRQCHIP_ONESHOT_SAFE)
995 new->flags &= ~IRQF_ONESHOT;
996
1da177e4
LT
997 /*
998 * The following block of code has to be executed atomically
999 */
239007b8 1000 raw_spin_lock_irqsave(&desc->lock, flags);
f17c7545
IM
1001 old_ptr = &desc->action;
1002 old = *old_ptr;
06fcb0c6 1003 if (old) {
e76de9f8
TG
1004 /*
1005 * Can't share interrupts unless both agree to and are
1006 * the same type (level, edge, polarity). So both flag
3cca53b0 1007 * fields must have IRQF_SHARED set and the bits which
9d591edd
TG
1008 * set the trigger type must match. Also all must
1009 * agree on ONESHOT.
e76de9f8 1010 */
3cca53b0 1011 if (!((old->flags & new->flags) & IRQF_SHARED) ||
9d591edd 1012 ((old->flags ^ new->flags) & IRQF_TRIGGER_MASK) ||
f5d89470 1013 ((old->flags ^ new->flags) & IRQF_ONESHOT))
f5163427
DS
1014 goto mismatch;
1015
f5163427 1016 /* All handlers must agree on per-cpuness */
3cca53b0
TG
1017 if ((old->flags & IRQF_PERCPU) !=
1018 (new->flags & IRQF_PERCPU))
f5163427 1019 goto mismatch;
1da177e4
LT
1020
1021 /* add new interrupt at end of irq queue */
1022 do {
52abb700
TG
1023 /*
1024 * Or all existing action->thread_mask bits,
1025 * so we can find the next zero bit for this
1026 * new action.
1027 */
b5faba21 1028 thread_mask |= old->thread_mask;
f17c7545
IM
1029 old_ptr = &old->next;
1030 old = *old_ptr;
1da177e4
LT
1031 } while (old);
1032 shared = 1;
1033 }
1034
b5faba21 1035 /*
52abb700
TG
1036 * Setup the thread mask for this irqaction for ONESHOT. For
1037 * !ONESHOT irqs the thread mask is 0 so we can avoid a
1038 * conditional in irq_wake_thread().
b5faba21 1039 */
52abb700
TG
1040 if (new->flags & IRQF_ONESHOT) {
1041 /*
1042 * Unlikely to have 32 resp 64 irqs sharing one line,
1043 * but who knows.
1044 */
1045 if (thread_mask == ~0UL) {
1046 ret = -EBUSY;
1047 goto out_mask;
1048 }
1049 /*
1050 * The thread_mask for the action is or'ed to
1051 * desc->thread_active to indicate that the
1052 * IRQF_ONESHOT thread handler has been woken, but not
1053 * yet finished. The bit is cleared when a thread
1054 * completes. When all threads of a shared interrupt
1055 * line have completed desc->threads_active becomes
1056 * zero and the interrupt line is unmasked. See
1057 * handle.c:irq_wake_thread() for further information.
1058 *
1059 * If no thread is woken by primary (hard irq context)
1060 * interrupt handlers, then desc->threads_active is
1061 * also checked for zero to unmask the irq line in the
1062 * affected hard irq flow handlers
1063 * (handle_[fasteoi|level]_irq).
1064 *
1065 * The new action gets the first zero bit of
1066 * thread_mask assigned. See the loop above which or's
1067 * all existing action->thread_mask bits.
1068 */
1069 new->thread_mask = 1 << ffz(thread_mask);
1c6c6952 1070
dc9b229a
TG
1071 } else if (new->handler == irq_default_primary_handler &&
1072 !(desc->irq_data.chip->flags & IRQCHIP_ONESHOT_SAFE)) {
1c6c6952
TG
1073 /*
1074 * The interrupt was requested with handler = NULL, so
1075 * we use the default primary handler for it. But it
1076 * does not have the oneshot flag set. In combination
1077 * with level interrupts this is deadly, because the
1078 * default primary handler just wakes the thread, then
1079 * the irq lines is reenabled, but the device still
1080 * has the level irq asserted. Rinse and repeat....
1081 *
1082 * While this works for edge type interrupts, we play
1083 * it safe and reject unconditionally because we can't
1084 * say for sure which type this interrupt really
1085 * has. The type flags are unreliable as the
1086 * underlying chip implementation can override them.
1087 */
97fd75b7 1088 pr_err("Threaded irq requested with handler=NULL and !ONESHOT for irq %d\n",
1c6c6952
TG
1089 irq);
1090 ret = -EINVAL;
1091 goto out_mask;
b5faba21 1092 }
b5faba21 1093
1da177e4 1094 if (!shared) {
3aa551c9
TG
1095 init_waitqueue_head(&desc->wait_for_threads);
1096
e76de9f8 1097 /* Setup the type (level, edge polarity) if configured: */
3cca53b0 1098 if (new->flags & IRQF_TRIGGER_MASK) {
f2b662da
DB
1099 ret = __irq_set_trigger(desc, irq,
1100 new->flags & IRQF_TRIGGER_MASK);
82736f4d 1101
3aa551c9 1102 if (ret)
3b8249e7 1103 goto out_mask;
091738a2 1104 }
6a6de9ef 1105
009b4c3b 1106 desc->istate &= ~(IRQS_AUTODETECT | IRQS_SPURIOUS_DISABLED | \
32f4125e
TG
1107 IRQS_ONESHOT | IRQS_WAITING);
1108 irqd_clear(&desc->irq_data, IRQD_IRQ_INPROGRESS);
94d39e1f 1109
a005677b
TG
1110 if (new->flags & IRQF_PERCPU) {
1111 irqd_set(&desc->irq_data, IRQD_PER_CPU);
1112 irq_settings_set_per_cpu(desc);
1113 }
6a58fb3b 1114
b25c340c 1115 if (new->flags & IRQF_ONESHOT)
3d67baec 1116 desc->istate |= IRQS_ONESHOT;
b25c340c 1117
1ccb4e61 1118 if (irq_settings_can_autoenable(desc))
b4bc724e 1119 irq_startup(desc, true);
46999238 1120 else
e76de9f8
TG
1121 /* Undo nested disables: */
1122 desc->depth = 1;
18404756 1123
612e3684 1124 /* Exclude IRQ from balancing if requested */
a005677b
TG
1125 if (new->flags & IRQF_NOBALANCING) {
1126 irq_settings_set_no_balancing(desc);
1127 irqd_set(&desc->irq_data, IRQD_NO_BALANCING);
1128 }
612e3684 1129
18404756 1130 /* Set default affinity mask once everything is setup */
3b8249e7 1131 setup_affinity(irq, desc, mask);
0c5d1eb7 1132
876dbd4c
TG
1133 } else if (new->flags & IRQF_TRIGGER_MASK) {
1134 unsigned int nmsk = new->flags & IRQF_TRIGGER_MASK;
1135 unsigned int omsk = irq_settings_get_trigger_mask(desc);
1136
1137 if (nmsk != omsk)
1138 /* hope the handler works with current trigger mode */
97fd75b7 1139 pr_warning("irq %d uses trigger mode %u; requested %u\n",
876dbd4c 1140 irq, nmsk, omsk);
1da177e4 1141 }
82736f4d 1142
69ab8494 1143 new->irq = irq;
f17c7545 1144 *old_ptr = new;
82736f4d 1145
8528b0f1
LT
1146 /* Reset broken irq detection when installing new handler */
1147 desc->irq_count = 0;
1148 desc->irqs_unhandled = 0;
1adb0850
TG
1149
1150 /*
1151 * Check whether we disabled the irq via the spurious handler
1152 * before. Reenable it and give it another chance.
1153 */
7acdd53e
TG
1154 if (shared && (desc->istate & IRQS_SPURIOUS_DISABLED)) {
1155 desc->istate &= ~IRQS_SPURIOUS_DISABLED;
0a0c5168 1156 __enable_irq(desc, irq, false);
1adb0850
TG
1157 }
1158
239007b8 1159 raw_spin_unlock_irqrestore(&desc->lock, flags);
1da177e4 1160
69ab8494
TG
1161 /*
1162 * Strictly no need to wake it up, but hung_task complains
1163 * when no hard interrupt wakes the thread up.
1164 */
1165 if (new->thread)
1166 wake_up_process(new->thread);
1167
2c6927a3 1168 register_irq_proc(irq, desc);
1da177e4
LT
1169 new->dir = NULL;
1170 register_handler_proc(irq, new);
4f5058c3 1171 free_cpumask_var(mask);
1da177e4
LT
1172
1173 return 0;
f5163427
DS
1174
1175mismatch:
3cca53b0 1176 if (!(new->flags & IRQF_PROBE_SHARED)) {
97fd75b7 1177 pr_err("Flags mismatch irq %d. %08x (%s) vs. %08x (%s)\n",
f5d89470
TG
1178 irq, new->flags, new->name, old->flags, old->name);
1179#ifdef CONFIG_DEBUG_SHIRQ
13e87ec6 1180 dump_stack();
3f050447 1181#endif
f5d89470 1182 }
3aa551c9
TG
1183 ret = -EBUSY;
1184
3b8249e7 1185out_mask:
1c389795 1186 raw_spin_unlock_irqrestore(&desc->lock, flags);
3b8249e7
TG
1187 free_cpumask_var(mask);
1188
3aa551c9 1189out_thread:
3aa551c9
TG
1190 if (new->thread) {
1191 struct task_struct *t = new->thread;
1192
1193 new->thread = NULL;
05d74efa 1194 kthread_stop(t);
3aa551c9
TG
1195 put_task_struct(t);
1196 }
b6873807
SAS
1197out_mput:
1198 module_put(desc->owner);
3aa551c9 1199 return ret;
1da177e4
LT
1200}
1201
d3c60047
TG
1202/**
1203 * setup_irq - setup an interrupt
1204 * @irq: Interrupt line to setup
1205 * @act: irqaction for the interrupt
1206 *
1207 * Used to statically setup interrupts in the early boot process.
1208 */
1209int setup_irq(unsigned int irq, struct irqaction *act)
1210{
986c011d 1211 int retval;
d3c60047
TG
1212 struct irq_desc *desc = irq_to_desc(irq);
1213
31d9d9b6
MZ
1214 if (WARN_ON(irq_settings_is_per_cpu_devid(desc)))
1215 return -EINVAL;
986c011d
DD
1216 chip_bus_lock(desc);
1217 retval = __setup_irq(irq, desc, act);
1218 chip_bus_sync_unlock(desc);
1219
1220 return retval;
d3c60047 1221}
eb53b4e8 1222EXPORT_SYMBOL_GPL(setup_irq);
d3c60047 1223
31d9d9b6 1224/*
cbf94f06
MD
1225 * Internal function to unregister an irqaction - used to free
1226 * regular and special interrupts that are part of the architecture.
1da177e4 1227 */
cbf94f06 1228static struct irqaction *__free_irq(unsigned int irq, void *dev_id)
1da177e4 1229{
d3c60047 1230 struct irq_desc *desc = irq_to_desc(irq);
f17c7545 1231 struct irqaction *action, **action_ptr;
1da177e4
LT
1232 unsigned long flags;
1233
ae88a23b 1234 WARN(in_interrupt(), "Trying to free IRQ %d from IRQ context!\n", irq);
7d94f7ca 1235
7d94f7ca 1236 if (!desc)
f21cfb25 1237 return NULL;
1da177e4 1238
239007b8 1239 raw_spin_lock_irqsave(&desc->lock, flags);
ae88a23b
IM
1240
1241 /*
1242 * There can be multiple actions per IRQ descriptor, find the right
1243 * one based on the dev_id:
1244 */
f17c7545 1245 action_ptr = &desc->action;
1da177e4 1246 for (;;) {
f17c7545 1247 action = *action_ptr;
1da177e4 1248
ae88a23b
IM
1249 if (!action) {
1250 WARN(1, "Trying to free already-free IRQ %d\n", irq);
239007b8 1251 raw_spin_unlock_irqrestore(&desc->lock, flags);
1da177e4 1252
f21cfb25 1253 return NULL;
ae88a23b 1254 }
1da177e4 1255
8316e381
IM
1256 if (action->dev_id == dev_id)
1257 break;
f17c7545 1258 action_ptr = &action->next;
ae88a23b 1259 }
dbce706e 1260
ae88a23b 1261 /* Found it - now remove it from the list of entries: */
f17c7545 1262 *action_ptr = action->next;
ae88a23b 1263
ae88a23b 1264 /* If this was the last handler, shut down the IRQ line: */
46999238
TG
1265 if (!desc->action)
1266 irq_shutdown(desc);
3aa551c9 1267
e7a297b0
PWJ
1268#ifdef CONFIG_SMP
1269 /* make sure affinity_hint is cleaned up */
1270 if (WARN_ON_ONCE(desc->affinity_hint))
1271 desc->affinity_hint = NULL;
1272#endif
1273
239007b8 1274 raw_spin_unlock_irqrestore(&desc->lock, flags);
ae88a23b
IM
1275
1276 unregister_handler_proc(irq, action);
1277
1278 /* Make sure it's not being used on another CPU: */
1279 synchronize_irq(irq);
1da177e4 1280
70edcd77 1281#ifdef CONFIG_DEBUG_SHIRQ
ae88a23b
IM
1282 /*
1283 * It's a shared IRQ -- the driver ought to be prepared for an IRQ
1284 * event to happen even now it's being freed, so let's make sure that
1285 * is so by doing an extra call to the handler ....
1286 *
1287 * ( We do this after actually deregistering it, to make sure that a
1288 * 'real' IRQ doesn't run in * parallel with our fake. )
1289 */
1290 if (action->flags & IRQF_SHARED) {
1291 local_irq_save(flags);
1292 action->handler(irq, dev_id);
1293 local_irq_restore(flags);
1da177e4 1294 }
ae88a23b 1295#endif
2d860ad7
LT
1296
1297 if (action->thread) {
05d74efa 1298 kthread_stop(action->thread);
2d860ad7
LT
1299 put_task_struct(action->thread);
1300 }
1301
b6873807 1302 module_put(desc->owner);
f21cfb25
MD
1303 return action;
1304}
1305
cbf94f06
MD
1306/**
1307 * remove_irq - free an interrupt
1308 * @irq: Interrupt line to free
1309 * @act: irqaction for the interrupt
1310 *
1311 * Used to remove interrupts statically setup by the early boot process.
1312 */
1313void remove_irq(unsigned int irq, struct irqaction *act)
1314{
31d9d9b6
MZ
1315 struct irq_desc *desc = irq_to_desc(irq);
1316
1317 if (desc && !WARN_ON(irq_settings_is_per_cpu_devid(desc)))
1318 __free_irq(irq, act->dev_id);
cbf94f06 1319}
eb53b4e8 1320EXPORT_SYMBOL_GPL(remove_irq);
cbf94f06 1321
f21cfb25
MD
1322/**
1323 * free_irq - free an interrupt allocated with request_irq
1324 * @irq: Interrupt line to free
1325 * @dev_id: Device identity to free
1326 *
1327 * Remove an interrupt handler. The handler is removed and if the
1328 * interrupt line is no longer in use by any driver it is disabled.
1329 * On a shared IRQ the caller must ensure the interrupt is disabled
1330 * on the card it drives before calling this function. The function
1331 * does not return until any executing interrupts for this IRQ
1332 * have completed.
1333 *
1334 * This function must not be called from interrupt context.
1335 */
1336void free_irq(unsigned int irq, void *dev_id)
1337{
70aedd24
TG
1338 struct irq_desc *desc = irq_to_desc(irq);
1339
31d9d9b6 1340 if (!desc || WARN_ON(irq_settings_is_per_cpu_devid(desc)))
70aedd24
TG
1341 return;
1342
cd7eab44
BH
1343#ifdef CONFIG_SMP
1344 if (WARN_ON(desc->affinity_notify))
1345 desc->affinity_notify = NULL;
1346#endif
1347
3876ec9e 1348 chip_bus_lock(desc);
cbf94f06 1349 kfree(__free_irq(irq, dev_id));
3876ec9e 1350 chip_bus_sync_unlock(desc);
1da177e4 1351}
1da177e4
LT
1352EXPORT_SYMBOL(free_irq);
1353
1354/**
3aa551c9 1355 * request_threaded_irq - allocate an interrupt line
1da177e4 1356 * @irq: Interrupt line to allocate
3aa551c9
TG
1357 * @handler: Function to be called when the IRQ occurs.
1358 * Primary handler for threaded interrupts
b25c340c
TG
1359 * If NULL and thread_fn != NULL the default
1360 * primary handler is installed
f48fe81e
TG
1361 * @thread_fn: Function called from the irq handler thread
1362 * If NULL, no irq thread is created
1da177e4
LT
1363 * @irqflags: Interrupt type flags
1364 * @devname: An ascii name for the claiming device
1365 * @dev_id: A cookie passed back to the handler function
1366 *
1367 * This call allocates interrupt resources and enables the
1368 * interrupt line and IRQ handling. From the point this
1369 * call is made your handler function may be invoked. Since
1370 * your handler function must clear any interrupt the board
1371 * raises, you must take care both to initialise your hardware
1372 * and to set up the interrupt handler in the right order.
1373 *
3aa551c9 1374 * If you want to set up a threaded irq handler for your device
6d21af4f 1375 * then you need to supply @handler and @thread_fn. @handler is
3aa551c9
TG
1376 * still called in hard interrupt context and has to check
1377 * whether the interrupt originates from the device. If yes it
1378 * needs to disable the interrupt on the device and return
39a2eddb 1379 * IRQ_WAKE_THREAD which will wake up the handler thread and run
3aa551c9
TG
1380 * @thread_fn. This split handler design is necessary to support
1381 * shared interrupts.
1382 *
1da177e4
LT
1383 * Dev_id must be globally unique. Normally the address of the
1384 * device data structure is used as the cookie. Since the handler
1385 * receives this value it makes sense to use it.
1386 *
1387 * If your interrupt is shared you must pass a non NULL dev_id
1388 * as this is required when freeing the interrupt.
1389 *
1390 * Flags:
1391 *
3cca53b0 1392 * IRQF_SHARED Interrupt is shared
0c5d1eb7 1393 * IRQF_TRIGGER_* Specify active edge(s) or level
1da177e4
LT
1394 *
1395 */
3aa551c9
TG
1396int request_threaded_irq(unsigned int irq, irq_handler_t handler,
1397 irq_handler_t thread_fn, unsigned long irqflags,
1398 const char *devname, void *dev_id)
1da177e4 1399{
06fcb0c6 1400 struct irqaction *action;
08678b08 1401 struct irq_desc *desc;
d3c60047 1402 int retval;
1da177e4
LT
1403
1404 /*
1405 * Sanity-check: shared interrupts must pass in a real dev-ID,
1406 * otherwise we'll have trouble later trying to figure out
1407 * which interrupt is which (messes up the interrupt freeing
1408 * logic etc).
1409 */
3cca53b0 1410 if ((irqflags & IRQF_SHARED) && !dev_id)
1da177e4 1411 return -EINVAL;
7d94f7ca 1412
cb5bc832 1413 desc = irq_to_desc(irq);
7d94f7ca 1414 if (!desc)
1da177e4 1415 return -EINVAL;
7d94f7ca 1416
31d9d9b6
MZ
1417 if (!irq_settings_can_request(desc) ||
1418 WARN_ON(irq_settings_is_per_cpu_devid(desc)))
6550c775 1419 return -EINVAL;
b25c340c
TG
1420
1421 if (!handler) {
1422 if (!thread_fn)
1423 return -EINVAL;
1424 handler = irq_default_primary_handler;
1425 }
1da177e4 1426
45535732 1427 action = kzalloc(sizeof(struct irqaction), GFP_KERNEL);
1da177e4
LT
1428 if (!action)
1429 return -ENOMEM;
1430
1431 action->handler = handler;
3aa551c9 1432 action->thread_fn = thread_fn;
1da177e4 1433 action->flags = irqflags;
1da177e4 1434 action->name = devname;
1da177e4
LT
1435 action->dev_id = dev_id;
1436
3876ec9e 1437 chip_bus_lock(desc);
d3c60047 1438 retval = __setup_irq(irq, desc, action);
3876ec9e 1439 chip_bus_sync_unlock(desc);
70aedd24 1440
377bf1e4
AV
1441 if (retval)
1442 kfree(action);
1443
6d83f94d 1444#ifdef CONFIG_DEBUG_SHIRQ_FIXME
6ce51c43 1445 if (!retval && (irqflags & IRQF_SHARED)) {
a304e1b8
DW
1446 /*
1447 * It's a shared IRQ -- the driver ought to be prepared for it
1448 * to happen immediately, so let's make sure....
377bf1e4
AV
1449 * We disable the irq to make sure that a 'real' IRQ doesn't
1450 * run in parallel with our fake.
a304e1b8 1451 */
59845b1f 1452 unsigned long flags;
a304e1b8 1453
377bf1e4 1454 disable_irq(irq);
59845b1f 1455 local_irq_save(flags);
377bf1e4 1456
59845b1f 1457 handler(irq, dev_id);
377bf1e4 1458
59845b1f 1459 local_irq_restore(flags);
377bf1e4 1460 enable_irq(irq);
a304e1b8
DW
1461 }
1462#endif
1da177e4
LT
1463 return retval;
1464}
3aa551c9 1465EXPORT_SYMBOL(request_threaded_irq);
ae731f8d
MZ
1466
1467/**
1468 * request_any_context_irq - allocate an interrupt line
1469 * @irq: Interrupt line to allocate
1470 * @handler: Function to be called when the IRQ occurs.
1471 * Threaded handler for threaded interrupts.
1472 * @flags: Interrupt type flags
1473 * @name: An ascii name for the claiming device
1474 * @dev_id: A cookie passed back to the handler function
1475 *
1476 * This call allocates interrupt resources and enables the
1477 * interrupt line and IRQ handling. It selects either a
1478 * hardirq or threaded handling method depending on the
1479 * context.
1480 *
1481 * On failure, it returns a negative value. On success,
1482 * it returns either IRQC_IS_HARDIRQ or IRQC_IS_NESTED.
1483 */
1484int request_any_context_irq(unsigned int irq, irq_handler_t handler,
1485 unsigned long flags, const char *name, void *dev_id)
1486{
1487 struct irq_desc *desc = irq_to_desc(irq);
1488 int ret;
1489
1490 if (!desc)
1491 return -EINVAL;
1492
1ccb4e61 1493 if (irq_settings_is_nested_thread(desc)) {
ae731f8d
MZ
1494 ret = request_threaded_irq(irq, NULL, handler,
1495 flags, name, dev_id);
1496 return !ret ? IRQC_IS_NESTED : ret;
1497 }
1498
1499 ret = request_irq(irq, handler, flags, name, dev_id);
1500 return !ret ? IRQC_IS_HARDIRQ : ret;
1501}
1502EXPORT_SYMBOL_GPL(request_any_context_irq);
31d9d9b6 1503
1e7c5fd2 1504void enable_percpu_irq(unsigned int irq, unsigned int type)
31d9d9b6
MZ
1505{
1506 unsigned int cpu = smp_processor_id();
1507 unsigned long flags;
1508 struct irq_desc *desc = irq_get_desc_lock(irq, &flags, IRQ_GET_DESC_CHECK_PERCPU);
1509
1510 if (!desc)
1511 return;
1512
1e7c5fd2
MZ
1513 type &= IRQ_TYPE_SENSE_MASK;
1514 if (type != IRQ_TYPE_NONE) {
1515 int ret;
1516
1517 ret = __irq_set_trigger(desc, irq, type);
1518
1519 if (ret) {
32cffdde 1520 WARN(1, "failed to set type for IRQ%d\n", irq);
1e7c5fd2
MZ
1521 goto out;
1522 }
1523 }
1524
31d9d9b6 1525 irq_percpu_enable(desc, cpu);
1e7c5fd2 1526out:
31d9d9b6
MZ
1527 irq_put_desc_unlock(desc, flags);
1528}
36a5df85 1529EXPORT_SYMBOL_GPL(enable_percpu_irq);
31d9d9b6
MZ
1530
1531void disable_percpu_irq(unsigned int irq)
1532{
1533 unsigned int cpu = smp_processor_id();
1534 unsigned long flags;
1535 struct irq_desc *desc = irq_get_desc_lock(irq, &flags, IRQ_GET_DESC_CHECK_PERCPU);
1536
1537 if (!desc)
1538 return;
1539
1540 irq_percpu_disable(desc, cpu);
1541 irq_put_desc_unlock(desc, flags);
1542}
36a5df85 1543EXPORT_SYMBOL_GPL(disable_percpu_irq);
31d9d9b6
MZ
1544
1545/*
1546 * Internal function to unregister a percpu irqaction.
1547 */
1548static struct irqaction *__free_percpu_irq(unsigned int irq, void __percpu *dev_id)
1549{
1550 struct irq_desc *desc = irq_to_desc(irq);
1551 struct irqaction *action;
1552 unsigned long flags;
1553
1554 WARN(in_interrupt(), "Trying to free IRQ %d from IRQ context!\n", irq);
1555
1556 if (!desc)
1557 return NULL;
1558
1559 raw_spin_lock_irqsave(&desc->lock, flags);
1560
1561 action = desc->action;
1562 if (!action || action->percpu_dev_id != dev_id) {
1563 WARN(1, "Trying to free already-free IRQ %d\n", irq);
1564 goto bad;
1565 }
1566
1567 if (!cpumask_empty(desc->percpu_enabled)) {
1568 WARN(1, "percpu IRQ %d still enabled on CPU%d!\n",
1569 irq, cpumask_first(desc->percpu_enabled));
1570 goto bad;
1571 }
1572
1573 /* Found it - now remove it from the list of entries: */
1574 desc->action = NULL;
1575
1576 raw_spin_unlock_irqrestore(&desc->lock, flags);
1577
1578 unregister_handler_proc(irq, action);
1579
1580 module_put(desc->owner);
1581 return action;
1582
1583bad:
1584 raw_spin_unlock_irqrestore(&desc->lock, flags);
1585 return NULL;
1586}
1587
1588/**
1589 * remove_percpu_irq - free a per-cpu interrupt
1590 * @irq: Interrupt line to free
1591 * @act: irqaction for the interrupt
1592 *
1593 * Used to remove interrupts statically setup by the early boot process.
1594 */
1595void remove_percpu_irq(unsigned int irq, struct irqaction *act)
1596{
1597 struct irq_desc *desc = irq_to_desc(irq);
1598
1599 if (desc && irq_settings_is_per_cpu_devid(desc))
1600 __free_percpu_irq(irq, act->percpu_dev_id);
1601}
1602
1603/**
1604 * free_percpu_irq - free an interrupt allocated with request_percpu_irq
1605 * @irq: Interrupt line to free
1606 * @dev_id: Device identity to free
1607 *
1608 * Remove a percpu interrupt handler. The handler is removed, but
1609 * the interrupt line is not disabled. This must be done on each
1610 * CPU before calling this function. The function does not return
1611 * until any executing interrupts for this IRQ have completed.
1612 *
1613 * This function must not be called from interrupt context.
1614 */
1615void free_percpu_irq(unsigned int irq, void __percpu *dev_id)
1616{
1617 struct irq_desc *desc = irq_to_desc(irq);
1618
1619 if (!desc || !irq_settings_is_per_cpu_devid(desc))
1620 return;
1621
1622 chip_bus_lock(desc);
1623 kfree(__free_percpu_irq(irq, dev_id));
1624 chip_bus_sync_unlock(desc);
1625}
1626
1627/**
1628 * setup_percpu_irq - setup a per-cpu interrupt
1629 * @irq: Interrupt line to setup
1630 * @act: irqaction for the interrupt
1631 *
1632 * Used to statically setup per-cpu interrupts in the early boot process.
1633 */
1634int setup_percpu_irq(unsigned int irq, struct irqaction *act)
1635{
1636 struct irq_desc *desc = irq_to_desc(irq);
1637 int retval;
1638
1639 if (!desc || !irq_settings_is_per_cpu_devid(desc))
1640 return -EINVAL;
1641 chip_bus_lock(desc);
1642 retval = __setup_irq(irq, desc, act);
1643 chip_bus_sync_unlock(desc);
1644
1645 return retval;
1646}
1647
1648/**
1649 * request_percpu_irq - allocate a percpu interrupt line
1650 * @irq: Interrupt line to allocate
1651 * @handler: Function to be called when the IRQ occurs.
1652 * @devname: An ascii name for the claiming device
1653 * @dev_id: A percpu cookie passed back to the handler function
1654 *
1655 * This call allocates interrupt resources, but doesn't
1656 * automatically enable the interrupt. It has to be done on each
1657 * CPU using enable_percpu_irq().
1658 *
1659 * Dev_id must be globally unique. It is a per-cpu variable, and
1660 * the handler gets called with the interrupted CPU's instance of
1661 * that variable.
1662 */
1663int request_percpu_irq(unsigned int irq, irq_handler_t handler,
1664 const char *devname, void __percpu *dev_id)
1665{
1666 struct irqaction *action;
1667 struct irq_desc *desc;
1668 int retval;
1669
1670 if (!dev_id)
1671 return -EINVAL;
1672
1673 desc = irq_to_desc(irq);
1674 if (!desc || !irq_settings_can_request(desc) ||
1675 !irq_settings_is_per_cpu_devid(desc))
1676 return -EINVAL;
1677
1678 action = kzalloc(sizeof(struct irqaction), GFP_KERNEL);
1679 if (!action)
1680 return -ENOMEM;
1681
1682 action->handler = handler;
2ed0e645 1683 action->flags = IRQF_PERCPU | IRQF_NO_SUSPEND;
31d9d9b6
MZ
1684 action->name = devname;
1685 action->percpu_dev_id = dev_id;
1686
1687 chip_bus_lock(desc);
1688 retval = __setup_irq(irq, desc, action);
1689 chip_bus_sync_unlock(desc);
1690
1691 if (retval)
1692 kfree(action);
1693
1694 return retval;
1695}