]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - lib/atomic64.c
Merge branch 'kconfig' of git://git.kernel.org/pub/scm/linux/kernel/git/mmarek/kbuild
[mirror_ubuntu-artful-kernel.git] / lib / atomic64.c
CommitLineData
09d4e0ed
PM
1/*
2 * Generic implementation of 64-bit atomics using spinlocks,
3 * useful on processors that don't have 64-bit atomic instructions.
4 *
5 * Copyright © 2009 Paul Mackerras, IBM Corp. <paulus@au1.ibm.com>
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License
9 * as published by the Free Software Foundation; either version
10 * 2 of the License, or (at your option) any later version.
11 */
12#include <linux/types.h>
13#include <linux/cache.h>
14#include <linux/spinlock.h>
15#include <linux/init.h>
8bc3bcc9 16#include <linux/export.h>
60063497 17#include <linux/atomic.h>
09d4e0ed
PM
18
19/*
20 * We use a hashed array of spinlocks to provide exclusive access
21 * to each atomic64_t variable. Since this is expected to used on
22 * systems with small numbers of CPUs (<= 4 or so), we use a
23 * relatively small array of 16 spinlocks to avoid wasting too much
24 * memory on the spinlock array.
25 */
26#define NR_LOCKS 16
27
28/*
29 * Ensure each lock is in a separate cacheline.
30 */
31static union {
f59ca058 32 raw_spinlock_t lock;
09d4e0ed 33 char pad[L1_CACHE_BYTES];
fcc16882
SB
34} atomic64_lock[NR_LOCKS] __cacheline_aligned_in_smp = {
35 [0 ... (NR_LOCKS - 1)] = {
36 .lock = __RAW_SPIN_LOCK_UNLOCKED(atomic64_lock.lock),
37 },
38};
09d4e0ed 39
cb475de3 40static inline raw_spinlock_t *lock_addr(const atomic64_t *v)
09d4e0ed
PM
41{
42 unsigned long addr = (unsigned long) v;
43
44 addr >>= L1_CACHE_SHIFT;
45 addr ^= (addr >> 8) ^ (addr >> 16);
46 return &atomic64_lock[addr & (NR_LOCKS - 1)].lock;
47}
48
49long long atomic64_read(const atomic64_t *v)
50{
51 unsigned long flags;
cb475de3 52 raw_spinlock_t *lock = lock_addr(v);
09d4e0ed
PM
53 long long val;
54
f59ca058 55 raw_spin_lock_irqsave(lock, flags);
09d4e0ed 56 val = v->counter;
f59ca058 57 raw_spin_unlock_irqrestore(lock, flags);
09d4e0ed
PM
58 return val;
59}
3fc7b4b2 60EXPORT_SYMBOL(atomic64_read);
09d4e0ed
PM
61
62void atomic64_set(atomic64_t *v, long long i)
63{
64 unsigned long flags;
cb475de3 65 raw_spinlock_t *lock = lock_addr(v);
09d4e0ed 66
f59ca058 67 raw_spin_lock_irqsave(lock, flags);
09d4e0ed 68 v->counter = i;
f59ca058 69 raw_spin_unlock_irqrestore(lock, flags);
09d4e0ed 70}
3fc7b4b2 71EXPORT_SYMBOL(atomic64_set);
09d4e0ed 72
560cb12a
PZ
73#define ATOMIC64_OP(op, c_op) \
74void atomic64_##op(long long a, atomic64_t *v) \
75{ \
76 unsigned long flags; \
77 raw_spinlock_t *lock = lock_addr(v); \
78 \
79 raw_spin_lock_irqsave(lock, flags); \
80 v->counter c_op a; \
81 raw_spin_unlock_irqrestore(lock, flags); \
82} \
83EXPORT_SYMBOL(atomic64_##op);
84
85#define ATOMIC64_OP_RETURN(op, c_op) \
86long long atomic64_##op##_return(long long a, atomic64_t *v) \
87{ \
88 unsigned long flags; \
89 raw_spinlock_t *lock = lock_addr(v); \
90 long long val; \
91 \
92 raw_spin_lock_irqsave(lock, flags); \
93 val = (v->counter c_op a); \
94 raw_spin_unlock_irqrestore(lock, flags); \
95 return val; \
96} \
97EXPORT_SYMBOL(atomic64_##op##_return);
98
99#define ATOMIC64_OPS(op, c_op) \
100 ATOMIC64_OP(op, c_op) \
101 ATOMIC64_OP_RETURN(op, c_op)
102
103ATOMIC64_OPS(add, +=)
104ATOMIC64_OPS(sub, -=)
e6942b7d
PZ
105ATOMIC64_OP(and, &=)
106ATOMIC64_OP(or, |=)
107ATOMIC64_OP(xor, ^=)
560cb12a
PZ
108
109#undef ATOMIC64_OPS
110#undef ATOMIC64_OP_RETURN
111#undef ATOMIC64_OP
09d4e0ed
PM
112
113long long atomic64_dec_if_positive(atomic64_t *v)
114{
115 unsigned long flags;
cb475de3 116 raw_spinlock_t *lock = lock_addr(v);
09d4e0ed
PM
117 long long val;
118
f59ca058 119 raw_spin_lock_irqsave(lock, flags);
09d4e0ed
PM
120 val = v->counter - 1;
121 if (val >= 0)
122 v->counter = val;
f59ca058 123 raw_spin_unlock_irqrestore(lock, flags);
09d4e0ed
PM
124 return val;
125}
3fc7b4b2 126EXPORT_SYMBOL(atomic64_dec_if_positive);
09d4e0ed
PM
127
128long long atomic64_cmpxchg(atomic64_t *v, long long o, long long n)
129{
130 unsigned long flags;
cb475de3 131 raw_spinlock_t *lock = lock_addr(v);
09d4e0ed
PM
132 long long val;
133
f59ca058 134 raw_spin_lock_irqsave(lock, flags);
09d4e0ed
PM
135 val = v->counter;
136 if (val == o)
137 v->counter = n;
f59ca058 138 raw_spin_unlock_irqrestore(lock, flags);
09d4e0ed
PM
139 return val;
140}
3fc7b4b2 141EXPORT_SYMBOL(atomic64_cmpxchg);
09d4e0ed
PM
142
143long long atomic64_xchg(atomic64_t *v, long long new)
144{
145 unsigned long flags;
cb475de3 146 raw_spinlock_t *lock = lock_addr(v);
09d4e0ed
PM
147 long long val;
148
f59ca058 149 raw_spin_lock_irqsave(lock, flags);
09d4e0ed
PM
150 val = v->counter;
151 v->counter = new;
f59ca058 152 raw_spin_unlock_irqrestore(lock, flags);
09d4e0ed
PM
153 return val;
154}
3fc7b4b2 155EXPORT_SYMBOL(atomic64_xchg);
09d4e0ed
PM
156
157int atomic64_add_unless(atomic64_t *v, long long a, long long u)
158{
159 unsigned long flags;
cb475de3 160 raw_spinlock_t *lock = lock_addr(v);
97577896 161 int ret = 0;
09d4e0ed 162
f59ca058 163 raw_spin_lock_irqsave(lock, flags);
09d4e0ed
PM
164 if (v->counter != u) {
165 v->counter += a;
97577896 166 ret = 1;
09d4e0ed 167 }
f59ca058 168 raw_spin_unlock_irqrestore(lock, flags);
09d4e0ed
PM
169 return ret;
170}
3fc7b4b2 171EXPORT_SYMBOL(atomic64_add_unless);