]> git.proxmox.com Git - mirror_qemu.git/blame - memory.c
Remove IO_MEM_SUBPAGE
[mirror_qemu.git] / memory.c
CommitLineData
093bc2cd
AK
1/*
2 * Physical memory management
3 *
4 * Copyright 2011 Red Hat, Inc. and/or its affiliates
5 *
6 * Authors:
7 * Avi Kivity <avi@redhat.com>
8 *
9 * This work is licensed under the terms of the GNU GPL, version 2. See
10 * the COPYING file in the top-level directory.
11 *
12 */
13
14#include "memory.h"
1c0ffa58 15#include "exec-memory.h"
658b2224 16#include "ioport.h"
74901c3b 17#include "bitops.h"
3e9d69e7 18#include "kvm.h"
093bc2cd
AK
19#include <assert.h>
20
67d95c15
AK
21#define WANT_EXEC_OBSOLETE
22#include "exec-obsolete.h"
23
4ef4db86 24unsigned memory_region_transaction_depth = 0;
e87c099f 25static bool memory_region_update_pending = false;
7664e80c
AK
26static bool global_dirty_log = false;
27
28static QLIST_HEAD(, MemoryListener) memory_listeners
29 = QLIST_HEAD_INITIALIZER(memory_listeners);
4ef4db86 30
093bc2cd
AK
31typedef struct AddrRange AddrRange;
32
8417cebf
AK
33/*
34 * Note using signed integers limits us to physical addresses at most
35 * 63 bits wide. They are needed for negative offsetting in aliases
36 * (large MemoryRegion::alias_offset).
37 */
093bc2cd 38struct AddrRange {
08dafab4
AK
39 Int128 start;
40 Int128 size;
093bc2cd
AK
41};
42
08dafab4 43static AddrRange addrrange_make(Int128 start, Int128 size)
093bc2cd
AK
44{
45 return (AddrRange) { start, size };
46}
47
48static bool addrrange_equal(AddrRange r1, AddrRange r2)
49{
08dafab4 50 return int128_eq(r1.start, r2.start) && int128_eq(r1.size, r2.size);
093bc2cd
AK
51}
52
08dafab4 53static Int128 addrrange_end(AddrRange r)
093bc2cd 54{
08dafab4 55 return int128_add(r.start, r.size);
093bc2cd
AK
56}
57
08dafab4 58static AddrRange addrrange_shift(AddrRange range, Int128 delta)
093bc2cd 59{
08dafab4 60 int128_addto(&range.start, delta);
093bc2cd
AK
61 return range;
62}
63
08dafab4
AK
64static bool addrrange_contains(AddrRange range, Int128 addr)
65{
66 return int128_ge(addr, range.start)
67 && int128_lt(addr, addrrange_end(range));
68}
69
093bc2cd
AK
70static bool addrrange_intersects(AddrRange r1, AddrRange r2)
71{
08dafab4
AK
72 return addrrange_contains(r1, r2.start)
73 || addrrange_contains(r2, r1.start);
093bc2cd
AK
74}
75
76static AddrRange addrrange_intersection(AddrRange r1, AddrRange r2)
77{
08dafab4
AK
78 Int128 start = int128_max(r1.start, r2.start);
79 Int128 end = int128_min(addrrange_end(r1), addrrange_end(r2));
80 return addrrange_make(start, int128_sub(end, start));
093bc2cd
AK
81}
82
83struct CoalescedMemoryRange {
84 AddrRange addr;
85 QTAILQ_ENTRY(CoalescedMemoryRange) link;
86};
87
3e9d69e7
AK
88struct MemoryRegionIoeventfd {
89 AddrRange addr;
90 bool match_data;
91 uint64_t data;
92 int fd;
93};
94
95static bool memory_region_ioeventfd_before(MemoryRegionIoeventfd a,
96 MemoryRegionIoeventfd b)
97{
08dafab4 98 if (int128_lt(a.addr.start, b.addr.start)) {
3e9d69e7 99 return true;
08dafab4 100 } else if (int128_gt(a.addr.start, b.addr.start)) {
3e9d69e7 101 return false;
08dafab4 102 } else if (int128_lt(a.addr.size, b.addr.size)) {
3e9d69e7 103 return true;
08dafab4 104 } else if (int128_gt(a.addr.size, b.addr.size)) {
3e9d69e7
AK
105 return false;
106 } else if (a.match_data < b.match_data) {
107 return true;
108 } else if (a.match_data > b.match_data) {
109 return false;
110 } else if (a.match_data) {
111 if (a.data < b.data) {
112 return true;
113 } else if (a.data > b.data) {
114 return false;
115 }
116 }
117 if (a.fd < b.fd) {
118 return true;
119 } else if (a.fd > b.fd) {
120 return false;
121 }
122 return false;
123}
124
125static bool memory_region_ioeventfd_equal(MemoryRegionIoeventfd a,
126 MemoryRegionIoeventfd b)
127{
128 return !memory_region_ioeventfd_before(a, b)
129 && !memory_region_ioeventfd_before(b, a);
130}
131
093bc2cd
AK
132typedef struct FlatRange FlatRange;
133typedef struct FlatView FlatView;
134
135/* Range of memory in the global map. Addresses are absolute. */
136struct FlatRange {
137 MemoryRegion *mr;
138 target_phys_addr_t offset_in_region;
139 AddrRange addr;
5a583347 140 uint8_t dirty_log_mask;
d0a9b5bc 141 bool readable;
fb1cd6f9 142 bool readonly;
093bc2cd
AK
143};
144
145/* Flattened global view of current active memory hierarchy. Kept in sorted
146 * order.
147 */
148struct FlatView {
149 FlatRange *ranges;
150 unsigned nr;
151 unsigned nr_allocated;
152};
153
cc31e6e7
AK
154typedef struct AddressSpace AddressSpace;
155typedef struct AddressSpaceOps AddressSpaceOps;
156
157/* A system address space - I/O, memory, etc. */
158struct AddressSpace {
159 const AddressSpaceOps *ops;
160 MemoryRegion *root;
161 FlatView current_map;
3e9d69e7
AK
162 int ioeventfd_nb;
163 MemoryRegionIoeventfd *ioeventfds;
cc31e6e7
AK
164};
165
166struct AddressSpaceOps {
167 void (*range_add)(AddressSpace *as, FlatRange *fr);
168 void (*range_del)(AddressSpace *as, FlatRange *fr);
169 void (*log_start)(AddressSpace *as, FlatRange *fr);
170 void (*log_stop)(AddressSpace *as, FlatRange *fr);
3e9d69e7
AK
171 void (*ioeventfd_add)(AddressSpace *as, MemoryRegionIoeventfd *fd);
172 void (*ioeventfd_del)(AddressSpace *as, MemoryRegionIoeventfd *fd);
cc31e6e7
AK
173};
174
093bc2cd
AK
175#define FOR_EACH_FLAT_RANGE(var, view) \
176 for (var = (view)->ranges; var < (view)->ranges + (view)->nr; ++var)
177
093bc2cd
AK
178static bool flatrange_equal(FlatRange *a, FlatRange *b)
179{
180 return a->mr == b->mr
181 && addrrange_equal(a->addr, b->addr)
d0a9b5bc 182 && a->offset_in_region == b->offset_in_region
fb1cd6f9
AK
183 && a->readable == b->readable
184 && a->readonly == b->readonly;
093bc2cd
AK
185}
186
187static void flatview_init(FlatView *view)
188{
189 view->ranges = NULL;
190 view->nr = 0;
191 view->nr_allocated = 0;
192}
193
194/* Insert a range into a given position. Caller is responsible for maintaining
195 * sorting order.
196 */
197static void flatview_insert(FlatView *view, unsigned pos, FlatRange *range)
198{
199 if (view->nr == view->nr_allocated) {
200 view->nr_allocated = MAX(2 * view->nr, 10);
7267c094 201 view->ranges = g_realloc(view->ranges,
093bc2cd
AK
202 view->nr_allocated * sizeof(*view->ranges));
203 }
204 memmove(view->ranges + pos + 1, view->ranges + pos,
205 (view->nr - pos) * sizeof(FlatRange));
206 view->ranges[pos] = *range;
207 ++view->nr;
208}
209
210static void flatview_destroy(FlatView *view)
211{
7267c094 212 g_free(view->ranges);
093bc2cd
AK
213}
214
3d8e6bf9
AK
215static bool can_merge(FlatRange *r1, FlatRange *r2)
216{
08dafab4 217 return int128_eq(addrrange_end(r1->addr), r2->addr.start)
3d8e6bf9 218 && r1->mr == r2->mr
08dafab4
AK
219 && int128_eq(int128_add(int128_make64(r1->offset_in_region),
220 r1->addr.size),
221 int128_make64(r2->offset_in_region))
d0a9b5bc 222 && r1->dirty_log_mask == r2->dirty_log_mask
fb1cd6f9
AK
223 && r1->readable == r2->readable
224 && r1->readonly == r2->readonly;
3d8e6bf9
AK
225}
226
227/* Attempt to simplify a view by merging ajacent ranges */
228static void flatview_simplify(FlatView *view)
229{
230 unsigned i, j;
231
232 i = 0;
233 while (i < view->nr) {
234 j = i + 1;
235 while (j < view->nr
236 && can_merge(&view->ranges[j-1], &view->ranges[j])) {
08dafab4 237 int128_addto(&view->ranges[i].addr.size, view->ranges[j].addr.size);
3d8e6bf9
AK
238 ++j;
239 }
240 ++i;
241 memmove(&view->ranges[i], &view->ranges[j],
242 (view->nr - j) * sizeof(view->ranges[j]));
243 view->nr -= j - i;
244 }
245}
246
164a4dcd
AK
247static void memory_region_read_accessor(void *opaque,
248 target_phys_addr_t addr,
249 uint64_t *value,
250 unsigned size,
251 unsigned shift,
252 uint64_t mask)
253{
254 MemoryRegion *mr = opaque;
255 uint64_t tmp;
256
257 tmp = mr->ops->read(mr->opaque, addr, size);
258 *value |= (tmp & mask) << shift;
259}
260
261static void memory_region_write_accessor(void *opaque,
262 target_phys_addr_t addr,
263 uint64_t *value,
264 unsigned size,
265 unsigned shift,
266 uint64_t mask)
267{
268 MemoryRegion *mr = opaque;
269 uint64_t tmp;
270
271 tmp = (*value >> shift) & mask;
272 mr->ops->write(mr->opaque, addr, tmp, size);
273}
274
275static void access_with_adjusted_size(target_phys_addr_t addr,
276 uint64_t *value,
277 unsigned size,
278 unsigned access_size_min,
279 unsigned access_size_max,
280 void (*access)(void *opaque,
281 target_phys_addr_t addr,
282 uint64_t *value,
283 unsigned size,
284 unsigned shift,
285 uint64_t mask),
286 void *opaque)
287{
288 uint64_t access_mask;
289 unsigned access_size;
290 unsigned i;
291
292 if (!access_size_min) {
293 access_size_min = 1;
294 }
295 if (!access_size_max) {
296 access_size_max = 4;
297 }
298 access_size = MAX(MIN(size, access_size_max), access_size_min);
299 access_mask = -1ULL >> (64 - access_size * 8);
300 for (i = 0; i < size; i += access_size) {
301 /* FIXME: big-endian support */
302 access(opaque, addr + i, value, access_size, i * 8, access_mask);
303 }
304}
305
cc31e6e7
AK
306static void as_memory_range_add(AddressSpace *as, FlatRange *fr)
307{
dd81124b
AK
308 MemoryRegionSection section = {
309 .mr = fr->mr,
310 .offset_within_address_space = int128_get64(fr->addr.start),
311 .offset_within_region = fr->offset_in_region,
312 .size = int128_get64(fr->addr.size),
313 };
314
315 cpu_register_physical_memory_log(&section, fr->readable, fr->readonly);
cc31e6e7
AK
316}
317
318static void as_memory_range_del(AddressSpace *as, FlatRange *fr)
319{
dd81124b
AK
320 MemoryRegionSection section = {
321 .mr = &io_mem_unassigned,
322 .offset_within_address_space = int128_get64(fr->addr.start),
323 .offset_within_region = int128_get64(fr->addr.start),
324 .size = int128_get64(fr->addr.size),
325 };
326
327 cpu_register_physical_memory_log(&section, true, false);
cc31e6e7
AK
328}
329
330static void as_memory_log_start(AddressSpace *as, FlatRange *fr)
331{
cc31e6e7
AK
332}
333
334static void as_memory_log_stop(AddressSpace *as, FlatRange *fr)
335{
cc31e6e7
AK
336}
337
3e9d69e7
AK
338static void as_memory_ioeventfd_add(AddressSpace *as, MemoryRegionIoeventfd *fd)
339{
340 int r;
341
08dafab4 342 assert(fd->match_data && int128_get64(fd->addr.size) == 4);
3e9d69e7 343
08dafab4
AK
344 r = kvm_set_ioeventfd_mmio_long(fd->fd, int128_get64(fd->addr.start),
345 fd->data, true);
3e9d69e7
AK
346 if (r < 0) {
347 abort();
348 }
349}
350
351static void as_memory_ioeventfd_del(AddressSpace *as, MemoryRegionIoeventfd *fd)
352{
353 int r;
354
08dafab4
AK
355 r = kvm_set_ioeventfd_mmio_long(fd->fd, int128_get64(fd->addr.start),
356 fd->data, false);
3e9d69e7
AK
357 if (r < 0) {
358 abort();
359 }
360}
361
cc31e6e7
AK
362static const AddressSpaceOps address_space_ops_memory = {
363 .range_add = as_memory_range_add,
364 .range_del = as_memory_range_del,
365 .log_start = as_memory_log_start,
366 .log_stop = as_memory_log_stop,
3e9d69e7
AK
367 .ioeventfd_add = as_memory_ioeventfd_add,
368 .ioeventfd_del = as_memory_ioeventfd_del,
cc31e6e7
AK
369};
370
371static AddressSpace address_space_memory = {
372 .ops = &address_space_ops_memory,
373};
374
627a0e90
AK
375static const MemoryRegionPortio *find_portio(MemoryRegion *mr, uint64_t offset,
376 unsigned width, bool write)
377{
378 const MemoryRegionPortio *mrp;
379
380 for (mrp = mr->ops->old_portio; mrp->size; ++mrp) {
381 if (offset >= mrp->offset && offset < mrp->offset + mrp->len
382 && width == mrp->size
383 && (write ? (bool)mrp->write : (bool)mrp->read)) {
384 return mrp;
385 }
386 }
387 return NULL;
388}
389
658b2224
AK
390static void memory_region_iorange_read(IORange *iorange,
391 uint64_t offset,
392 unsigned width,
393 uint64_t *data)
394{
395 MemoryRegion *mr = container_of(iorange, MemoryRegion, iorange);
396
627a0e90
AK
397 if (mr->ops->old_portio) {
398 const MemoryRegionPortio *mrp = find_portio(mr, offset, width, false);
399
400 *data = ((uint64_t)1 << (width * 8)) - 1;
401 if (mrp) {
6bf9fd43 402 *data = mrp->read(mr->opaque, offset + mr->offset);
03808f58
JK
403 } else if (width == 2) {
404 mrp = find_portio(mr, offset, 1, false);
405 assert(mrp);
406 *data = mrp->read(mr->opaque, offset + mr->offset) |
407 (mrp->read(mr->opaque, offset + mr->offset + 1) << 8);
627a0e90
AK
408 }
409 return;
410 }
3a130f4e 411 *data = 0;
6bf9fd43 412 access_with_adjusted_size(offset + mr->offset, data, width,
3a130f4e
AK
413 mr->ops->impl.min_access_size,
414 mr->ops->impl.max_access_size,
415 memory_region_read_accessor, mr);
658b2224
AK
416}
417
418static void memory_region_iorange_write(IORange *iorange,
419 uint64_t offset,
420 unsigned width,
421 uint64_t data)
422{
423 MemoryRegion *mr = container_of(iorange, MemoryRegion, iorange);
424
627a0e90
AK
425 if (mr->ops->old_portio) {
426 const MemoryRegionPortio *mrp = find_portio(mr, offset, width, true);
427
428 if (mrp) {
6bf9fd43 429 mrp->write(mr->opaque, offset + mr->offset, data);
03808f58
JK
430 } else if (width == 2) {
431 mrp = find_portio(mr, offset, 1, false);
432 assert(mrp);
433 mrp->write(mr->opaque, offset + mr->offset, data & 0xff);
434 mrp->write(mr->opaque, offset + mr->offset + 1, data >> 8);
627a0e90
AK
435 }
436 return;
437 }
6bf9fd43 438 access_with_adjusted_size(offset + mr->offset, &data, width,
3a130f4e
AK
439 mr->ops->impl.min_access_size,
440 mr->ops->impl.max_access_size,
441 memory_region_write_accessor, mr);
658b2224
AK
442}
443
444static const IORangeOps memory_region_iorange_ops = {
445 .read = memory_region_iorange_read,
446 .write = memory_region_iorange_write,
447};
448
449static void as_io_range_add(AddressSpace *as, FlatRange *fr)
450{
451 iorange_init(&fr->mr->iorange, &memory_region_iorange_ops,
08dafab4 452 int128_get64(fr->addr.start), int128_get64(fr->addr.size));
658b2224
AK
453 ioport_register(&fr->mr->iorange);
454}
455
456static void as_io_range_del(AddressSpace *as, FlatRange *fr)
457{
08dafab4
AK
458 isa_unassign_ioport(int128_get64(fr->addr.start),
459 int128_get64(fr->addr.size));
658b2224
AK
460}
461
3e9d69e7
AK
462static void as_io_ioeventfd_add(AddressSpace *as, MemoryRegionIoeventfd *fd)
463{
464 int r;
465
08dafab4 466 assert(fd->match_data && int128_get64(fd->addr.size) == 2);
3e9d69e7 467
08dafab4
AK
468 r = kvm_set_ioeventfd_pio_word(fd->fd, int128_get64(fd->addr.start),
469 fd->data, true);
3e9d69e7
AK
470 if (r < 0) {
471 abort();
472 }
473}
474
475static void as_io_ioeventfd_del(AddressSpace *as, MemoryRegionIoeventfd *fd)
476{
477 int r;
478
08dafab4
AK
479 r = kvm_set_ioeventfd_pio_word(fd->fd, int128_get64(fd->addr.start),
480 fd->data, false);
3e9d69e7
AK
481 if (r < 0) {
482 abort();
483 }
484}
485
658b2224
AK
486static const AddressSpaceOps address_space_ops_io = {
487 .range_add = as_io_range_add,
488 .range_del = as_io_range_del,
3e9d69e7
AK
489 .ioeventfd_add = as_io_ioeventfd_add,
490 .ioeventfd_del = as_io_ioeventfd_del,
658b2224
AK
491};
492
493static AddressSpace address_space_io = {
494 .ops = &address_space_ops_io,
495};
496
e2177955
AK
497static AddressSpace *memory_region_to_address_space(MemoryRegion *mr)
498{
499 while (mr->parent) {
500 mr = mr->parent;
501 }
502 if (mr == address_space_memory.root) {
503 return &address_space_memory;
504 }
505 if (mr == address_space_io.root) {
506 return &address_space_io;
507 }
508 abort();
509}
510
093bc2cd
AK
511/* Render a memory region into the global view. Ranges in @view obscure
512 * ranges in @mr.
513 */
514static void render_memory_region(FlatView *view,
515 MemoryRegion *mr,
08dafab4 516 Int128 base,
fb1cd6f9
AK
517 AddrRange clip,
518 bool readonly)
093bc2cd
AK
519{
520 MemoryRegion *subregion;
521 unsigned i;
522 target_phys_addr_t offset_in_region;
08dafab4
AK
523 Int128 remain;
524 Int128 now;
093bc2cd
AK
525 FlatRange fr;
526 AddrRange tmp;
527
6bba19ba
AK
528 if (!mr->enabled) {
529 return;
530 }
531
08dafab4 532 int128_addto(&base, int128_make64(mr->addr));
fb1cd6f9 533 readonly |= mr->readonly;
093bc2cd
AK
534
535 tmp = addrrange_make(base, mr->size);
536
537 if (!addrrange_intersects(tmp, clip)) {
538 return;
539 }
540
541 clip = addrrange_intersection(tmp, clip);
542
543 if (mr->alias) {
08dafab4
AK
544 int128_subfrom(&base, int128_make64(mr->alias->addr));
545 int128_subfrom(&base, int128_make64(mr->alias_offset));
fb1cd6f9 546 render_memory_region(view, mr->alias, base, clip, readonly);
093bc2cd
AK
547 return;
548 }
549
550 /* Render subregions in priority order. */
551 QTAILQ_FOREACH(subregion, &mr->subregions, subregions_link) {
fb1cd6f9 552 render_memory_region(view, subregion, base, clip, readonly);
093bc2cd
AK
553 }
554
14a3c10a 555 if (!mr->terminates) {
093bc2cd
AK
556 return;
557 }
558
08dafab4 559 offset_in_region = int128_get64(int128_sub(clip.start, base));
093bc2cd
AK
560 base = clip.start;
561 remain = clip.size;
562
563 /* Render the region itself into any gaps left by the current view. */
08dafab4
AK
564 for (i = 0; i < view->nr && int128_nz(remain); ++i) {
565 if (int128_ge(base, addrrange_end(view->ranges[i].addr))) {
093bc2cd
AK
566 continue;
567 }
08dafab4
AK
568 if (int128_lt(base, view->ranges[i].addr.start)) {
569 now = int128_min(remain,
570 int128_sub(view->ranges[i].addr.start, base));
093bc2cd
AK
571 fr.mr = mr;
572 fr.offset_in_region = offset_in_region;
573 fr.addr = addrrange_make(base, now);
5a583347 574 fr.dirty_log_mask = mr->dirty_log_mask;
d0a9b5bc 575 fr.readable = mr->readable;
fb1cd6f9 576 fr.readonly = readonly;
093bc2cd
AK
577 flatview_insert(view, i, &fr);
578 ++i;
08dafab4
AK
579 int128_addto(&base, now);
580 offset_in_region += int128_get64(now);
581 int128_subfrom(&remain, now);
093bc2cd 582 }
08dafab4
AK
583 if (int128_eq(base, view->ranges[i].addr.start)) {
584 now = int128_min(remain, view->ranges[i].addr.size);
585 int128_addto(&base, now);
586 offset_in_region += int128_get64(now);
587 int128_subfrom(&remain, now);
093bc2cd
AK
588 }
589 }
08dafab4 590 if (int128_nz(remain)) {
093bc2cd
AK
591 fr.mr = mr;
592 fr.offset_in_region = offset_in_region;
593 fr.addr = addrrange_make(base, remain);
5a583347 594 fr.dirty_log_mask = mr->dirty_log_mask;
d0a9b5bc 595 fr.readable = mr->readable;
fb1cd6f9 596 fr.readonly = readonly;
093bc2cd
AK
597 flatview_insert(view, i, &fr);
598 }
599}
600
601/* Render a memory topology into a list of disjoint absolute ranges. */
602static FlatView generate_memory_topology(MemoryRegion *mr)
603{
604 FlatView view;
605
606 flatview_init(&view);
607
08dafab4
AK
608 render_memory_region(&view, mr, int128_zero(),
609 addrrange_make(int128_zero(), int128_2_64()), false);
3d8e6bf9 610 flatview_simplify(&view);
093bc2cd
AK
611
612 return view;
613}
614
3e9d69e7
AK
615static void address_space_add_del_ioeventfds(AddressSpace *as,
616 MemoryRegionIoeventfd *fds_new,
617 unsigned fds_new_nb,
618 MemoryRegionIoeventfd *fds_old,
619 unsigned fds_old_nb)
620{
621 unsigned iold, inew;
622
623 /* Generate a symmetric difference of the old and new fd sets, adding
624 * and deleting as necessary.
625 */
626
627 iold = inew = 0;
628 while (iold < fds_old_nb || inew < fds_new_nb) {
629 if (iold < fds_old_nb
630 && (inew == fds_new_nb
631 || memory_region_ioeventfd_before(fds_old[iold],
632 fds_new[inew]))) {
633 as->ops->ioeventfd_del(as, &fds_old[iold]);
634 ++iold;
635 } else if (inew < fds_new_nb
636 && (iold == fds_old_nb
637 || memory_region_ioeventfd_before(fds_new[inew],
638 fds_old[iold]))) {
639 as->ops->ioeventfd_add(as, &fds_new[inew]);
640 ++inew;
641 } else {
642 ++iold;
643 ++inew;
644 }
645 }
646}
647
648static void address_space_update_ioeventfds(AddressSpace *as)
649{
650 FlatRange *fr;
651 unsigned ioeventfd_nb = 0;
652 MemoryRegionIoeventfd *ioeventfds = NULL;
653 AddrRange tmp;
654 unsigned i;
655
656 FOR_EACH_FLAT_RANGE(fr, &as->current_map) {
657 for (i = 0; i < fr->mr->ioeventfd_nb; ++i) {
658 tmp = addrrange_shift(fr->mr->ioeventfds[i].addr,
08dafab4
AK
659 int128_sub(fr->addr.start,
660 int128_make64(fr->offset_in_region)));
3e9d69e7
AK
661 if (addrrange_intersects(fr->addr, tmp)) {
662 ++ioeventfd_nb;
7267c094 663 ioeventfds = g_realloc(ioeventfds,
3e9d69e7
AK
664 ioeventfd_nb * sizeof(*ioeventfds));
665 ioeventfds[ioeventfd_nb-1] = fr->mr->ioeventfds[i];
666 ioeventfds[ioeventfd_nb-1].addr = tmp;
667 }
668 }
669 }
670
671 address_space_add_del_ioeventfds(as, ioeventfds, ioeventfd_nb,
672 as->ioeventfds, as->ioeventfd_nb);
673
7267c094 674 g_free(as->ioeventfds);
3e9d69e7
AK
675 as->ioeventfds = ioeventfds;
676 as->ioeventfd_nb = ioeventfd_nb;
677}
678
7664e80c
AK
679typedef void ListenerCallback(MemoryListener *listener,
680 MemoryRegionSection *mrs);
681
682/* Want "void (&MemoryListener::*callback)(const MemoryRegionSection& s)" */
683static void memory_listener_update_region(FlatRange *fr, AddressSpace *as,
684 size_t callback_offset)
685{
686 MemoryRegionSection section = {
687 .mr = fr->mr,
688 .address_space = as->root,
689 .offset_within_region = fr->offset_in_region,
690 .size = int128_get64(fr->addr.size),
691 .offset_within_address_space = int128_get64(fr->addr.start),
692 };
693 MemoryListener *listener;
694
695 QLIST_FOREACH(listener, &memory_listeners, link) {
696 ListenerCallback *callback
697 = *(ListenerCallback **)((void *)listener + callback_offset);
698 callback(listener, &section);
699 }
700}
701
702#define MEMORY_LISTENER_UPDATE_REGION(fr, as, callback) \
703 memory_listener_update_region(fr, as, offsetof(MemoryListener, callback))
704
b8af1afb
AK
705static void address_space_update_topology_pass(AddressSpace *as,
706 FlatView old_view,
707 FlatView new_view,
708 bool adding)
093bc2cd 709{
093bc2cd
AK
710 unsigned iold, inew;
711 FlatRange *frold, *frnew;
093bc2cd
AK
712
713 /* Generate a symmetric difference of the old and new memory maps.
714 * Kill ranges in the old map, and instantiate ranges in the new map.
715 */
716 iold = inew = 0;
717 while (iold < old_view.nr || inew < new_view.nr) {
718 if (iold < old_view.nr) {
719 frold = &old_view.ranges[iold];
720 } else {
721 frold = NULL;
722 }
723 if (inew < new_view.nr) {
724 frnew = &new_view.ranges[inew];
725 } else {
726 frnew = NULL;
727 }
728
729 if (frold
730 && (!frnew
08dafab4
AK
731 || int128_lt(frold->addr.start, frnew->addr.start)
732 || (int128_eq(frold->addr.start, frnew->addr.start)
093bc2cd
AK
733 && !flatrange_equal(frold, frnew)))) {
734 /* In old, but (not in new, or in new but attributes changed). */
735
b8af1afb 736 if (!adding) {
7664e80c 737 MEMORY_LISTENER_UPDATE_REGION(frold, as, region_del);
b8af1afb
AK
738 as->ops->range_del(as, frold);
739 }
740
093bc2cd
AK
741 ++iold;
742 } else if (frold && frnew && flatrange_equal(frold, frnew)) {
743 /* In both (logging may have changed) */
744
b8af1afb
AK
745 if (adding) {
746 if (frold->dirty_log_mask && !frnew->dirty_log_mask) {
9f213ed9 747 MEMORY_LISTENER_UPDATE_REGION(frnew, as, log_stop);
b8af1afb
AK
748 as->ops->log_stop(as, frnew);
749 } else if (frnew->dirty_log_mask && !frold->dirty_log_mask) {
750 as->ops->log_start(as, frnew);
9f213ed9 751 MEMORY_LISTENER_UPDATE_REGION(frnew, as, log_start);
b8af1afb 752 }
5a583347
AK
753 }
754
093bc2cd
AK
755 ++iold;
756 ++inew;
093bc2cd
AK
757 } else {
758 /* In new */
759
b8af1afb
AK
760 if (adding) {
761 as->ops->range_add(as, frnew);
9f213ed9 762 MEMORY_LISTENER_UPDATE_REGION(frnew, as, region_add);
b8af1afb
AK
763 }
764
093bc2cd
AK
765 ++inew;
766 }
767 }
b8af1afb
AK
768}
769
770
771static void address_space_update_topology(AddressSpace *as)
772{
773 FlatView old_view = as->current_map;
774 FlatView new_view = generate_memory_topology(as->root);
775
776 address_space_update_topology_pass(as, old_view, new_view, false);
777 address_space_update_topology_pass(as, old_view, new_view, true);
778
cc31e6e7 779 as->current_map = new_view;
093bc2cd 780 flatview_destroy(&old_view);
3e9d69e7 781 address_space_update_ioeventfds(as);
093bc2cd
AK
782}
783
6bba19ba 784static void memory_region_update_topology(MemoryRegion *mr)
cc31e6e7 785{
4ef4db86 786 if (memory_region_transaction_depth) {
e87c099f 787 memory_region_update_pending |= !mr || mr->enabled;
4ef4db86
AK
788 return;
789 }
790
6bba19ba
AK
791 if (mr && !mr->enabled) {
792 return;
793 }
794
658b2224
AK
795 if (address_space_memory.root) {
796 address_space_update_topology(&address_space_memory);
797 }
798 if (address_space_io.root) {
799 address_space_update_topology(&address_space_io);
800 }
e87c099f
AK
801
802 memory_region_update_pending = false;
cc31e6e7
AK
803}
804
4ef4db86
AK
805void memory_region_transaction_begin(void)
806{
807 ++memory_region_transaction_depth;
808}
809
810void memory_region_transaction_commit(void)
811{
812 assert(memory_region_transaction_depth);
813 --memory_region_transaction_depth;
e87c099f
AK
814 if (!memory_region_transaction_depth && memory_region_update_pending) {
815 memory_region_update_topology(NULL);
816 }
4ef4db86
AK
817}
818
545e92e0
AK
819static void memory_region_destructor_none(MemoryRegion *mr)
820{
821}
822
823static void memory_region_destructor_ram(MemoryRegion *mr)
824{
825 qemu_ram_free(mr->ram_addr);
826}
827
828static void memory_region_destructor_ram_from_ptr(MemoryRegion *mr)
829{
830 qemu_ram_free_from_ptr(mr->ram_addr);
831}
832
833static void memory_region_destructor_iomem(MemoryRegion *mr)
834{
835 cpu_unregister_io_memory(mr->ram_addr);
836}
837
d0a9b5bc
AK
838static void memory_region_destructor_rom_device(MemoryRegion *mr)
839{
840 qemu_ram_free(mr->ram_addr & TARGET_PAGE_MASK);
841 cpu_unregister_io_memory(mr->ram_addr & ~(TARGET_PAGE_MASK | IO_MEM_ROMD));
842}
843
be675c97
AK
844static bool memory_region_wrong_endianness(MemoryRegion *mr)
845{
846#ifdef TARGET_BIG_ENDIAN
847 return mr->ops->endianness == DEVICE_LITTLE_ENDIAN;
848#else
849 return mr->ops->endianness == DEVICE_BIG_ENDIAN;
850#endif
851}
852
093bc2cd
AK
853void memory_region_init(MemoryRegion *mr,
854 const char *name,
855 uint64_t size)
856{
857 mr->ops = NULL;
858 mr->parent = NULL;
08dafab4
AK
859 mr->size = int128_make64(size);
860 if (size == UINT64_MAX) {
861 mr->size = int128_2_64();
862 }
093bc2cd
AK
863 mr->addr = 0;
864 mr->offset = 0;
b3b00c78 865 mr->subpage = false;
6bba19ba 866 mr->enabled = true;
14a3c10a 867 mr->terminates = false;
8ea9252a 868 mr->ram = false;
d0a9b5bc 869 mr->readable = true;
fb1cd6f9 870 mr->readonly = false;
545e92e0 871 mr->destructor = memory_region_destructor_none;
093bc2cd
AK
872 mr->priority = 0;
873 mr->may_overlap = false;
874 mr->alias = NULL;
875 QTAILQ_INIT(&mr->subregions);
876 memset(&mr->subregions_link, 0, sizeof mr->subregions_link);
877 QTAILQ_INIT(&mr->coalesced);
7267c094 878 mr->name = g_strdup(name);
5a583347 879 mr->dirty_log_mask = 0;
3e9d69e7
AK
880 mr->ioeventfd_nb = 0;
881 mr->ioeventfds = NULL;
093bc2cd
AK
882}
883
884static bool memory_region_access_valid(MemoryRegion *mr,
885 target_phys_addr_t addr,
897fa7cf
AK
886 unsigned size,
887 bool is_write)
093bc2cd 888{
897fa7cf
AK
889 if (mr->ops->valid.accepts
890 && !mr->ops->valid.accepts(mr->opaque, addr, size, is_write)) {
891 return false;
892 }
893
093bc2cd
AK
894 if (!mr->ops->valid.unaligned && (addr & (size - 1))) {
895 return false;
896 }
897
898 /* Treat zero as compatibility all valid */
899 if (!mr->ops->valid.max_access_size) {
900 return true;
901 }
902
903 if (size > mr->ops->valid.max_access_size
904 || size < mr->ops->valid.min_access_size) {
905 return false;
906 }
907 return true;
908}
909
a621f38d
AK
910static uint64_t memory_region_dispatch_read1(MemoryRegion *mr,
911 target_phys_addr_t addr,
912 unsigned size)
093bc2cd 913{
164a4dcd 914 uint64_t data = 0;
093bc2cd 915
897fa7cf 916 if (!memory_region_access_valid(mr, addr, size, false)) {
093bc2cd
AK
917 return -1U; /* FIXME: better signalling */
918 }
919
74901c3b
AK
920 if (!mr->ops->read) {
921 return mr->ops->old_mmio.read[bitops_ffsl(size)](mr->opaque, addr);
922 }
923
093bc2cd 924 /* FIXME: support unaligned access */
164a4dcd
AK
925 access_with_adjusted_size(addr + mr->offset, &data, size,
926 mr->ops->impl.min_access_size,
927 mr->ops->impl.max_access_size,
928 memory_region_read_accessor, mr);
093bc2cd
AK
929
930 return data;
931}
932
a621f38d 933static void adjust_endianness(MemoryRegion *mr, uint64_t *data, unsigned size)
093bc2cd 934{
a621f38d
AK
935 if (memory_region_wrong_endianness(mr)) {
936 switch (size) {
937 case 1:
938 break;
939 case 2:
940 *data = bswap16(*data);
941 break;
942 case 4:
943 *data = bswap32(*data);
944 default:
945 abort();
946 }
947 }
948}
949
950static uint64_t memory_region_dispatch_read(MemoryRegion *mr,
951 target_phys_addr_t addr,
952 unsigned size)
953{
954 uint64_t ret;
955
956 ret = memory_region_dispatch_read1(mr, addr, size);
957 adjust_endianness(mr, &ret, size);
958 return ret;
959}
093bc2cd 960
a621f38d
AK
961static void memory_region_dispatch_write(MemoryRegion *mr,
962 target_phys_addr_t addr,
963 uint64_t data,
964 unsigned size)
965{
897fa7cf 966 if (!memory_region_access_valid(mr, addr, size, true)) {
093bc2cd
AK
967 return; /* FIXME: better signalling */
968 }
969
a621f38d
AK
970 adjust_endianness(mr, &data, size);
971
74901c3b
AK
972 if (!mr->ops->write) {
973 mr->ops->old_mmio.write[bitops_ffsl(size)](mr->opaque, addr, data);
974 return;
975 }
976
093bc2cd 977 /* FIXME: support unaligned access */
164a4dcd
AK
978 access_with_adjusted_size(addr + mr->offset, &data, size,
979 mr->ops->impl.min_access_size,
980 mr->ops->impl.max_access_size,
981 memory_region_write_accessor, mr);
093bc2cd
AK
982}
983
093bc2cd
AK
984void memory_region_init_io(MemoryRegion *mr,
985 const MemoryRegionOps *ops,
986 void *opaque,
987 const char *name,
988 uint64_t size)
989{
990 memory_region_init(mr, name, size);
991 mr->ops = ops;
992 mr->opaque = opaque;
14a3c10a 993 mr->terminates = true;
26a83ad0 994 mr->destructor = memory_region_destructor_iomem;
a621f38d 995 mr->ram_addr = cpu_register_io_memory(mr);
093bc2cd
AK
996}
997
998void memory_region_init_ram(MemoryRegion *mr,
093bc2cd
AK
999 const char *name,
1000 uint64_t size)
1001{
1002 memory_region_init(mr, name, size);
8ea9252a 1003 mr->ram = true;
14a3c10a 1004 mr->terminates = true;
545e92e0 1005 mr->destructor = memory_region_destructor_ram;
c5705a77 1006 mr->ram_addr = qemu_ram_alloc(size, mr);
093bc2cd
AK
1007}
1008
1009void memory_region_init_ram_ptr(MemoryRegion *mr,
093bc2cd
AK
1010 const char *name,
1011 uint64_t size,
1012 void *ptr)
1013{
1014 memory_region_init(mr, name, size);
8ea9252a 1015 mr->ram = true;
14a3c10a 1016 mr->terminates = true;
545e92e0 1017 mr->destructor = memory_region_destructor_ram_from_ptr;
c5705a77 1018 mr->ram_addr = qemu_ram_alloc_from_ptr(size, ptr, mr);
093bc2cd
AK
1019}
1020
1021void memory_region_init_alias(MemoryRegion *mr,
1022 const char *name,
1023 MemoryRegion *orig,
1024 target_phys_addr_t offset,
1025 uint64_t size)
1026{
1027 memory_region_init(mr, name, size);
1028 mr->alias = orig;
1029 mr->alias_offset = offset;
1030}
1031
d0a9b5bc
AK
1032void memory_region_init_rom_device(MemoryRegion *mr,
1033 const MemoryRegionOps *ops,
75f5941c 1034 void *opaque,
d0a9b5bc
AK
1035 const char *name,
1036 uint64_t size)
1037{
1038 memory_region_init(mr, name, size);
7bc2b9cd 1039 mr->ops = ops;
75f5941c 1040 mr->opaque = opaque;
d0a9b5bc
AK
1041 mr->terminates = true;
1042 mr->destructor = memory_region_destructor_rom_device;
c5705a77 1043 mr->ram_addr = qemu_ram_alloc(size, mr);
a621f38d 1044 mr->ram_addr |= cpu_register_io_memory(mr);
d0a9b5bc 1045 mr->ram_addr |= IO_MEM_ROMD;
d0a9b5bc
AK
1046}
1047
093bc2cd
AK
1048void memory_region_destroy(MemoryRegion *mr)
1049{
1050 assert(QTAILQ_EMPTY(&mr->subregions));
545e92e0 1051 mr->destructor(mr);
093bc2cd 1052 memory_region_clear_coalescing(mr);
7267c094
AL
1053 g_free((char *)mr->name);
1054 g_free(mr->ioeventfds);
093bc2cd
AK
1055}
1056
1057uint64_t memory_region_size(MemoryRegion *mr)
1058{
08dafab4
AK
1059 if (int128_eq(mr->size, int128_2_64())) {
1060 return UINT64_MAX;
1061 }
1062 return int128_get64(mr->size);
093bc2cd
AK
1063}
1064
8991c79b
AK
1065const char *memory_region_name(MemoryRegion *mr)
1066{
1067 return mr->name;
1068}
1069
8ea9252a
AK
1070bool memory_region_is_ram(MemoryRegion *mr)
1071{
1072 return mr->ram;
1073}
1074
55043ba3
AK
1075bool memory_region_is_logging(MemoryRegion *mr)
1076{
1077 return mr->dirty_log_mask;
1078}
1079
ce7923da
AK
1080bool memory_region_is_rom(MemoryRegion *mr)
1081{
1082 return mr->ram && mr->readonly;
1083}
1084
093bc2cd
AK
1085void memory_region_set_offset(MemoryRegion *mr, target_phys_addr_t offset)
1086{
1087 mr->offset = offset;
1088}
1089
1090void memory_region_set_log(MemoryRegion *mr, bool log, unsigned client)
1091{
5a583347
AK
1092 uint8_t mask = 1 << client;
1093
1094 mr->dirty_log_mask = (mr->dirty_log_mask & ~mask) | (log * mask);
6bba19ba 1095 memory_region_update_topology(mr);
093bc2cd
AK
1096}
1097
1098bool memory_region_get_dirty(MemoryRegion *mr, target_phys_addr_t addr,
1099 unsigned client)
1100{
14a3c10a 1101 assert(mr->terminates);
5a583347 1102 return cpu_physical_memory_get_dirty(mr->ram_addr + addr, 1 << client);
093bc2cd
AK
1103}
1104
1105void memory_region_set_dirty(MemoryRegion *mr, target_phys_addr_t addr)
1106{
14a3c10a 1107 assert(mr->terminates);
5a583347 1108 return cpu_physical_memory_set_dirty(mr->ram_addr + addr);
093bc2cd
AK
1109}
1110
1111void memory_region_sync_dirty_bitmap(MemoryRegion *mr)
1112{
5a583347
AK
1113 FlatRange *fr;
1114
cc31e6e7 1115 FOR_EACH_FLAT_RANGE(fr, &address_space_memory.current_map) {
5a583347 1116 if (fr->mr == mr) {
7664e80c 1117 MEMORY_LISTENER_UPDATE_REGION(fr, &address_space_memory, log_sync);
5a583347
AK
1118 }
1119 }
093bc2cd
AK
1120}
1121
1122void memory_region_set_readonly(MemoryRegion *mr, bool readonly)
1123{
fb1cd6f9
AK
1124 if (mr->readonly != readonly) {
1125 mr->readonly = readonly;
6bba19ba 1126 memory_region_update_topology(mr);
fb1cd6f9 1127 }
093bc2cd
AK
1128}
1129
d0a9b5bc
AK
1130void memory_region_rom_device_set_readable(MemoryRegion *mr, bool readable)
1131{
1132 if (mr->readable != readable) {
1133 mr->readable = readable;
6bba19ba 1134 memory_region_update_topology(mr);
d0a9b5bc
AK
1135 }
1136}
1137
093bc2cd
AK
1138void memory_region_reset_dirty(MemoryRegion *mr, target_phys_addr_t addr,
1139 target_phys_addr_t size, unsigned client)
1140{
14a3c10a 1141 assert(mr->terminates);
5a583347
AK
1142 cpu_physical_memory_reset_dirty(mr->ram_addr + addr,
1143 mr->ram_addr + addr + size,
1144 1 << client);
093bc2cd
AK
1145}
1146
1147void *memory_region_get_ram_ptr(MemoryRegion *mr)
1148{
1149 if (mr->alias) {
1150 return memory_region_get_ram_ptr(mr->alias) + mr->alias_offset;
1151 }
1152
14a3c10a 1153 assert(mr->terminates);
093bc2cd 1154
021d26d1 1155 return qemu_get_ram_ptr(mr->ram_addr & TARGET_PAGE_MASK);
093bc2cd
AK
1156}
1157
1158static void memory_region_update_coalesced_range(MemoryRegion *mr)
1159{
1160 FlatRange *fr;
1161 CoalescedMemoryRange *cmr;
1162 AddrRange tmp;
1163
cc31e6e7 1164 FOR_EACH_FLAT_RANGE(fr, &address_space_memory.current_map) {
093bc2cd 1165 if (fr->mr == mr) {
08dafab4
AK
1166 qemu_unregister_coalesced_mmio(int128_get64(fr->addr.start),
1167 int128_get64(fr->addr.size));
093bc2cd
AK
1168 QTAILQ_FOREACH(cmr, &mr->coalesced, link) {
1169 tmp = addrrange_shift(cmr->addr,
08dafab4
AK
1170 int128_sub(fr->addr.start,
1171 int128_make64(fr->offset_in_region)));
093bc2cd
AK
1172 if (!addrrange_intersects(tmp, fr->addr)) {
1173 continue;
1174 }
1175 tmp = addrrange_intersection(tmp, fr->addr);
08dafab4
AK
1176 qemu_register_coalesced_mmio(int128_get64(tmp.start),
1177 int128_get64(tmp.size));
093bc2cd
AK
1178 }
1179 }
1180 }
1181}
1182
1183void memory_region_set_coalescing(MemoryRegion *mr)
1184{
1185 memory_region_clear_coalescing(mr);
08dafab4 1186 memory_region_add_coalescing(mr, 0, int128_get64(mr->size));
093bc2cd
AK
1187}
1188
1189void memory_region_add_coalescing(MemoryRegion *mr,
1190 target_phys_addr_t offset,
1191 uint64_t size)
1192{
7267c094 1193 CoalescedMemoryRange *cmr = g_malloc(sizeof(*cmr));
093bc2cd 1194
08dafab4 1195 cmr->addr = addrrange_make(int128_make64(offset), int128_make64(size));
093bc2cd
AK
1196 QTAILQ_INSERT_TAIL(&mr->coalesced, cmr, link);
1197 memory_region_update_coalesced_range(mr);
1198}
1199
1200void memory_region_clear_coalescing(MemoryRegion *mr)
1201{
1202 CoalescedMemoryRange *cmr;
1203
1204 while (!QTAILQ_EMPTY(&mr->coalesced)) {
1205 cmr = QTAILQ_FIRST(&mr->coalesced);
1206 QTAILQ_REMOVE(&mr->coalesced, cmr, link);
7267c094 1207 g_free(cmr);
093bc2cd
AK
1208 }
1209 memory_region_update_coalesced_range(mr);
1210}
1211
3e9d69e7
AK
1212void memory_region_add_eventfd(MemoryRegion *mr,
1213 target_phys_addr_t addr,
1214 unsigned size,
1215 bool match_data,
1216 uint64_t data,
1217 int fd)
1218{
1219 MemoryRegionIoeventfd mrfd = {
08dafab4
AK
1220 .addr.start = int128_make64(addr),
1221 .addr.size = int128_make64(size),
3e9d69e7
AK
1222 .match_data = match_data,
1223 .data = data,
1224 .fd = fd,
1225 };
1226 unsigned i;
1227
1228 for (i = 0; i < mr->ioeventfd_nb; ++i) {
1229 if (memory_region_ioeventfd_before(mrfd, mr->ioeventfds[i])) {
1230 break;
1231 }
1232 }
1233 ++mr->ioeventfd_nb;
7267c094 1234 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7
AK
1235 sizeof(*mr->ioeventfds) * mr->ioeventfd_nb);
1236 memmove(&mr->ioeventfds[i+1], &mr->ioeventfds[i],
1237 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb-1 - i));
1238 mr->ioeventfds[i] = mrfd;
6bba19ba 1239 memory_region_update_topology(mr);
3e9d69e7
AK
1240}
1241
1242void memory_region_del_eventfd(MemoryRegion *mr,
1243 target_phys_addr_t addr,
1244 unsigned size,
1245 bool match_data,
1246 uint64_t data,
1247 int fd)
1248{
1249 MemoryRegionIoeventfd mrfd = {
08dafab4
AK
1250 .addr.start = int128_make64(addr),
1251 .addr.size = int128_make64(size),
3e9d69e7
AK
1252 .match_data = match_data,
1253 .data = data,
1254 .fd = fd,
1255 };
1256 unsigned i;
1257
1258 for (i = 0; i < mr->ioeventfd_nb; ++i) {
1259 if (memory_region_ioeventfd_equal(mrfd, mr->ioeventfds[i])) {
1260 break;
1261 }
1262 }
1263 assert(i != mr->ioeventfd_nb);
1264 memmove(&mr->ioeventfds[i], &mr->ioeventfds[i+1],
1265 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb - (i+1)));
1266 --mr->ioeventfd_nb;
7267c094 1267 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7 1268 sizeof(*mr->ioeventfds)*mr->ioeventfd_nb + 1);
6bba19ba 1269 memory_region_update_topology(mr);
3e9d69e7
AK
1270}
1271
093bc2cd
AK
1272static void memory_region_add_subregion_common(MemoryRegion *mr,
1273 target_phys_addr_t offset,
1274 MemoryRegion *subregion)
1275{
1276 MemoryRegion *other;
1277
1278 assert(!subregion->parent);
1279 subregion->parent = mr;
1280 subregion->addr = offset;
1281 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
1282 if (subregion->may_overlap || other->may_overlap) {
1283 continue;
1284 }
08dafab4
AK
1285 if (int128_gt(int128_make64(offset),
1286 int128_add(int128_make64(other->addr), other->size))
1287 || int128_le(int128_add(int128_make64(offset), subregion->size),
1288 int128_make64(other->addr))) {
093bc2cd
AK
1289 continue;
1290 }
a5e1cbc8 1291#if 0
860329b2
MW
1292 printf("warning: subregion collision %llx/%llx (%s) "
1293 "vs %llx/%llx (%s)\n",
093bc2cd 1294 (unsigned long long)offset,
08dafab4 1295 (unsigned long long)int128_get64(subregion->size),
860329b2
MW
1296 subregion->name,
1297 (unsigned long long)other->addr,
08dafab4 1298 (unsigned long long)int128_get64(other->size),
860329b2 1299 other->name);
a5e1cbc8 1300#endif
093bc2cd
AK
1301 }
1302 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
1303 if (subregion->priority >= other->priority) {
1304 QTAILQ_INSERT_BEFORE(other, subregion, subregions_link);
1305 goto done;
1306 }
1307 }
1308 QTAILQ_INSERT_TAIL(&mr->subregions, subregion, subregions_link);
1309done:
6bba19ba 1310 memory_region_update_topology(mr);
093bc2cd
AK
1311}
1312
1313
1314void memory_region_add_subregion(MemoryRegion *mr,
1315 target_phys_addr_t offset,
1316 MemoryRegion *subregion)
1317{
1318 subregion->may_overlap = false;
1319 subregion->priority = 0;
1320 memory_region_add_subregion_common(mr, offset, subregion);
1321}
1322
1323void memory_region_add_subregion_overlap(MemoryRegion *mr,
1324 target_phys_addr_t offset,
1325 MemoryRegion *subregion,
1326 unsigned priority)
1327{
1328 subregion->may_overlap = true;
1329 subregion->priority = priority;
1330 memory_region_add_subregion_common(mr, offset, subregion);
1331}
1332
1333void memory_region_del_subregion(MemoryRegion *mr,
1334 MemoryRegion *subregion)
1335{
1336 assert(subregion->parent == mr);
1337 subregion->parent = NULL;
1338 QTAILQ_REMOVE(&mr->subregions, subregion, subregions_link);
6bba19ba
AK
1339 memory_region_update_topology(mr);
1340}
1341
1342void memory_region_set_enabled(MemoryRegion *mr, bool enabled)
1343{
1344 if (enabled == mr->enabled) {
1345 return;
1346 }
1347 mr->enabled = enabled;
1348 memory_region_update_topology(NULL);
093bc2cd 1349}
1c0ffa58 1350
2282e1af
AK
1351void memory_region_set_address(MemoryRegion *mr, target_phys_addr_t addr)
1352{
1353 MemoryRegion *parent = mr->parent;
1354 unsigned priority = mr->priority;
1355 bool may_overlap = mr->may_overlap;
1356
1357 if (addr == mr->addr || !parent) {
1358 mr->addr = addr;
1359 return;
1360 }
1361
1362 memory_region_transaction_begin();
1363 memory_region_del_subregion(parent, mr);
1364 if (may_overlap) {
1365 memory_region_add_subregion_overlap(parent, addr, mr, priority);
1366 } else {
1367 memory_region_add_subregion(parent, addr, mr);
1368 }
1369 memory_region_transaction_commit();
1370}
1371
4703359e
AK
1372void memory_region_set_alias_offset(MemoryRegion *mr, target_phys_addr_t offset)
1373{
1374 target_phys_addr_t old_offset = mr->alias_offset;
1375
1376 assert(mr->alias);
1377 mr->alias_offset = offset;
1378
1379 if (offset == old_offset || !mr->parent) {
1380 return;
1381 }
1382
1383 memory_region_update_topology(mr);
1384}
1385
e34911c4
AK
1386ram_addr_t memory_region_get_ram_addr(MemoryRegion *mr)
1387{
e34911c4
AK
1388 return mr->ram_addr;
1389}
1390
e2177955
AK
1391static int cmp_flatrange_addr(const void *addr_, const void *fr_)
1392{
1393 const AddrRange *addr = addr_;
1394 const FlatRange *fr = fr_;
1395
1396 if (int128_le(addrrange_end(*addr), fr->addr.start)) {
1397 return -1;
1398 } else if (int128_ge(addr->start, addrrange_end(fr->addr))) {
1399 return 1;
1400 }
1401 return 0;
1402}
1403
1404static FlatRange *address_space_lookup(AddressSpace *as, AddrRange addr)
1405{
1406 return bsearch(&addr, as->current_map.ranges, as->current_map.nr,
1407 sizeof(FlatRange), cmp_flatrange_addr);
1408}
1409
1410MemoryRegionSection memory_region_find(MemoryRegion *address_space,
1411 target_phys_addr_t addr, uint64_t size)
1412{
1413 AddressSpace *as = memory_region_to_address_space(address_space);
1414 AddrRange range = addrrange_make(int128_make64(addr),
1415 int128_make64(size));
1416 FlatRange *fr = address_space_lookup(as, range);
1417 MemoryRegionSection ret = { .mr = NULL, .size = 0 };
1418
1419 if (!fr) {
1420 return ret;
1421 }
1422
1423 while (fr > as->current_map.ranges
1424 && addrrange_intersects(fr[-1].addr, range)) {
1425 --fr;
1426 }
1427
1428 ret.mr = fr->mr;
1429 range = addrrange_intersection(range, fr->addr);
1430 ret.offset_within_region = fr->offset_in_region;
1431 ret.offset_within_region += int128_get64(int128_sub(range.start,
1432 fr->addr.start));
1433 ret.size = int128_get64(range.size);
1434 ret.offset_within_address_space = int128_get64(range.start);
1435 return ret;
1436}
1437
86e775c6
AK
1438void memory_global_sync_dirty_bitmap(MemoryRegion *address_space)
1439{
7664e80c
AK
1440 AddressSpace *as = memory_region_to_address_space(address_space);
1441 FlatRange *fr;
1442
7664e80c
AK
1443 FOR_EACH_FLAT_RANGE(fr, &as->current_map) {
1444 MEMORY_LISTENER_UPDATE_REGION(fr, as, log_sync);
1445 }
1446}
1447
1448void memory_global_dirty_log_start(void)
1449{
1450 MemoryListener *listener;
1451
8f77558f 1452 cpu_physical_memory_set_dirty_tracking(1);
7664e80c
AK
1453 global_dirty_log = true;
1454 QLIST_FOREACH(listener, &memory_listeners, link) {
1455 listener->log_global_start(listener);
1456 }
1457}
1458
1459void memory_global_dirty_log_stop(void)
1460{
1461 MemoryListener *listener;
1462
1463 global_dirty_log = false;
1464 QLIST_FOREACH(listener, &memory_listeners, link) {
1465 listener->log_global_stop(listener);
1466 }
8f77558f 1467 cpu_physical_memory_set_dirty_tracking(0);
7664e80c
AK
1468}
1469
1470static void listener_add_address_space(MemoryListener *listener,
1471 AddressSpace *as)
1472{
1473 FlatRange *fr;
1474
1475 if (global_dirty_log) {
1476 listener->log_global_start(listener);
1477 }
1478 FOR_EACH_FLAT_RANGE(fr, &as->current_map) {
1479 MemoryRegionSection section = {
1480 .mr = fr->mr,
1481 .address_space = as->root,
1482 .offset_within_region = fr->offset_in_region,
1483 .size = int128_get64(fr->addr.size),
1484 .offset_within_address_space = int128_get64(fr->addr.start),
1485 };
1486 listener->region_add(listener, &section);
1487 }
1488}
1489
1490void memory_listener_register(MemoryListener *listener)
1491{
1492 QLIST_INSERT_HEAD(&memory_listeners, listener, link);
1493 listener_add_address_space(listener, &address_space_memory);
1494 listener_add_address_space(listener, &address_space_io);
1495}
1496
1497void memory_listener_unregister(MemoryListener *listener)
1498{
1499 QLIST_REMOVE(listener, link);
86e775c6 1500}
e2177955 1501
1c0ffa58
AK
1502void set_system_memory_map(MemoryRegion *mr)
1503{
cc31e6e7 1504 address_space_memory.root = mr;
6bba19ba 1505 memory_region_update_topology(NULL);
1c0ffa58 1506}
658b2224
AK
1507
1508void set_system_io_map(MemoryRegion *mr)
1509{
1510 address_space_io.root = mr;
6bba19ba 1511 memory_region_update_topology(NULL);
658b2224 1512}
314e2987 1513
acbbec5d
AK
1514uint64_t io_mem_read(int io_index, target_phys_addr_t addr, unsigned size)
1515{
a621f38d 1516 return memory_region_dispatch_read(io_mem_region[io_index], addr, size);
acbbec5d
AK
1517}
1518
1519void io_mem_write(int io_index, target_phys_addr_t addr,
1520 uint64_t val, unsigned size)
1521{
a621f38d 1522 memory_region_dispatch_write(io_mem_region[io_index], addr, val, size);
acbbec5d
AK
1523}
1524
314e2987
BS
1525typedef struct MemoryRegionList MemoryRegionList;
1526
1527struct MemoryRegionList {
1528 const MemoryRegion *mr;
1529 bool printed;
1530 QTAILQ_ENTRY(MemoryRegionList) queue;
1531};
1532
1533typedef QTAILQ_HEAD(queue, MemoryRegionList) MemoryRegionListHead;
1534
1535static void mtree_print_mr(fprintf_function mon_printf, void *f,
1536 const MemoryRegion *mr, unsigned int level,
1537 target_phys_addr_t base,
9479c57a 1538 MemoryRegionListHead *alias_print_queue)
314e2987 1539{
9479c57a
JK
1540 MemoryRegionList *new_ml, *ml, *next_ml;
1541 MemoryRegionListHead submr_print_queue;
314e2987
BS
1542 const MemoryRegion *submr;
1543 unsigned int i;
1544
314e2987
BS
1545 if (!mr) {
1546 return;
1547 }
1548
1549 for (i = 0; i < level; i++) {
1550 mon_printf(f, " ");
1551 }
1552
1553 if (mr->alias) {
1554 MemoryRegionList *ml;
1555 bool found = false;
1556
1557 /* check if the alias is already in the queue */
9479c57a 1558 QTAILQ_FOREACH(ml, alias_print_queue, queue) {
314e2987
BS
1559 if (ml->mr == mr->alias && !ml->printed) {
1560 found = true;
1561 }
1562 }
1563
1564 if (!found) {
1565 ml = g_new(MemoryRegionList, 1);
1566 ml->mr = mr->alias;
1567 ml->printed = false;
9479c57a 1568 QTAILQ_INSERT_TAIL(alias_print_queue, ml, queue);
314e2987 1569 }
4b474ba7 1570 mon_printf(f, TARGET_FMT_plx "-" TARGET_FMT_plx " (prio %d): alias %s @%s "
314e2987
BS
1571 TARGET_FMT_plx "-" TARGET_FMT_plx "\n",
1572 base + mr->addr,
08dafab4
AK
1573 base + mr->addr
1574 + (target_phys_addr_t)int128_get64(mr->size) - 1,
4b474ba7 1575 mr->priority,
314e2987
BS
1576 mr->name,
1577 mr->alias->name,
1578 mr->alias_offset,
08dafab4
AK
1579 mr->alias_offset
1580 + (target_phys_addr_t)int128_get64(mr->size) - 1);
314e2987 1581 } else {
4b474ba7 1582 mon_printf(f, TARGET_FMT_plx "-" TARGET_FMT_plx " (prio %d): %s\n",
314e2987 1583 base + mr->addr,
08dafab4
AK
1584 base + mr->addr
1585 + (target_phys_addr_t)int128_get64(mr->size) - 1,
4b474ba7 1586 mr->priority,
314e2987
BS
1587 mr->name);
1588 }
9479c57a
JK
1589
1590 QTAILQ_INIT(&submr_print_queue);
1591
314e2987 1592 QTAILQ_FOREACH(submr, &mr->subregions, subregions_link) {
9479c57a
JK
1593 new_ml = g_new(MemoryRegionList, 1);
1594 new_ml->mr = submr;
1595 QTAILQ_FOREACH(ml, &submr_print_queue, queue) {
1596 if (new_ml->mr->addr < ml->mr->addr ||
1597 (new_ml->mr->addr == ml->mr->addr &&
1598 new_ml->mr->priority > ml->mr->priority)) {
1599 QTAILQ_INSERT_BEFORE(ml, new_ml, queue);
1600 new_ml = NULL;
1601 break;
1602 }
1603 }
1604 if (new_ml) {
1605 QTAILQ_INSERT_TAIL(&submr_print_queue, new_ml, queue);
1606 }
1607 }
1608
1609 QTAILQ_FOREACH(ml, &submr_print_queue, queue) {
1610 mtree_print_mr(mon_printf, f, ml->mr, level + 1, base + mr->addr,
1611 alias_print_queue);
1612 }
1613
88365e47 1614 QTAILQ_FOREACH_SAFE(ml, &submr_print_queue, queue, next_ml) {
9479c57a 1615 g_free(ml);
314e2987
BS
1616 }
1617}
1618
1619void mtree_info(fprintf_function mon_printf, void *f)
1620{
1621 MemoryRegionListHead ml_head;
1622 MemoryRegionList *ml, *ml2;
1623
1624 QTAILQ_INIT(&ml_head);
1625
1626 mon_printf(f, "memory\n");
1627 mtree_print_mr(mon_printf, f, address_space_memory.root, 0, 0, &ml_head);
1628
1629 /* print aliased regions */
1630 QTAILQ_FOREACH(ml, &ml_head, queue) {
1631 if (!ml->printed) {
1632 mon_printf(f, "%s\n", ml->mr->name);
1633 mtree_print_mr(mon_printf, f, ml->mr, 0, 0, &ml_head);
1634 }
1635 }
1636
1637 QTAILQ_FOREACH_SAFE(ml, &ml_head, queue, ml2) {
88365e47 1638 g_free(ml);
314e2987
BS
1639 }
1640
06631810
JK
1641 if (address_space_io.root &&
1642 !QTAILQ_EMPTY(&address_space_io.root->subregions)) {
1643 QTAILQ_INIT(&ml_head);
1644 mon_printf(f, "I/O\n");
1645 mtree_print_mr(mon_printf, f, address_space_io.root, 0, 0, &ml_head);
1646 }
314e2987 1647}