]> git.proxmox.com Git - mirror_qemu.git/blame - qom/cpu.c
exec: introduce target_words_bigendian() helper
[mirror_qemu.git] / qom / cpu.c
CommitLineData
dd83b06a
AF
1/*
2 * QEMU CPU model
3 *
1590bbcb 4 * Copyright (c) 2012-2014 SUSE LINUX Products GmbH
dd83b06a
AF
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version 2
9 * of the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, see
18 * <http://www.gnu.org/licenses/gpl-2.0.html>
19 */
20
dd83b06a 21#include "qemu-common.h"
878096ee 22#include "qom/cpu.h"
13eed94e 23#include "sysemu/kvm.h"
066e9b27 24#include "qemu/notify.h"
91b1df8c 25#include "qemu/log.h"
9262685b 26#include "qemu/error-report.h"
066e9b27
IM
27#include "sysemu/sysemu.h"
28
69e5ff06
IM
29bool cpu_exists(int64_t id)
30{
38fcbd3f
AF
31 CPUState *cpu;
32
33 CPU_FOREACH(cpu) {
34 CPUClass *cc = CPU_GET_CLASS(cpu);
69e5ff06 35
38fcbd3f
AF
36 if (cc->get_arch_id(cpu) == id) {
37 return true;
38 }
39 }
40 return false;
69e5ff06
IM
41}
42
9262685b
AF
43CPUState *cpu_generic_init(const char *typename, const char *cpu_model)
44{
45 char *str, *name, *featurestr;
46 CPUState *cpu;
47 ObjectClass *oc;
48 CPUClass *cc;
49 Error *err = NULL;
50
51 str = g_strdup(cpu_model);
52 name = strtok(str, ",");
53
54 oc = cpu_class_by_name(typename, name);
55 if (oc == NULL) {
56 g_free(str);
57 return NULL;
58 }
59
60 cpu = CPU(object_new(object_class_get_name(oc)));
61 cc = CPU_GET_CLASS(cpu);
62
63 featurestr = strtok(NULL, ",");
64 cc->parse_features(cpu, featurestr, &err);
65 g_free(str);
66 if (err != NULL) {
67 goto out;
68 }
69
70 object_property_set_bool(OBJECT(cpu), true, "realized", &err);
71
72out:
73 if (err != NULL) {
74 error_report("%s", error_get_pretty(err));
75 error_free(err);
76 object_unref(OBJECT(cpu));
77 return NULL;
78 }
79
80 return cpu;
81}
82
444d5590
AF
83bool cpu_paging_enabled(const CPUState *cpu)
84{
85 CPUClass *cc = CPU_GET_CLASS(cpu);
86
87 return cc->get_paging_enabled(cpu);
88}
89
90static bool cpu_common_get_paging_enabled(const CPUState *cpu)
91{
6db297ea 92 return false;
444d5590
AF
93}
94
a23bbfda
AF
95void cpu_get_memory_mapping(CPUState *cpu, MemoryMappingList *list,
96 Error **errp)
97{
98 CPUClass *cc = CPU_GET_CLASS(cpu);
99
100 return cc->get_memory_mapping(cpu, list, errp);
101}
102
103static void cpu_common_get_memory_mapping(CPUState *cpu,
104 MemoryMappingList *list,
105 Error **errp)
106{
107 error_setg(errp, "Obtaining memory mappings is unsupported on this CPU.");
108}
109
066e9b27
IM
110/* CPU hot-plug notifiers */
111static NotifierList cpu_added_notifiers =
112 NOTIFIER_LIST_INITIALIZER(cpu_add_notifiers);
113
114void qemu_register_cpu_added_notifier(Notifier *notifier)
115{
116 notifier_list_add(&cpu_added_notifiers, notifier);
117}
dd83b06a 118
d8ed887b
AF
119void cpu_reset_interrupt(CPUState *cpu, int mask)
120{
121 cpu->interrupt_request &= ~mask;
122}
123
60a3e17a
AF
124void cpu_exit(CPUState *cpu)
125{
126 cpu->exit_request = 1;
127 cpu->tcg_exit_req = 1;
128}
129
c72bf468
JF
130int cpu_write_elf32_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
131 void *opaque)
132{
133 CPUClass *cc = CPU_GET_CLASS(cpu);
134
135 return (*cc->write_elf32_qemunote)(f, cpu, opaque);
136}
137
138static int cpu_common_write_elf32_qemunote(WriteCoreDumpFunction f,
139 CPUState *cpu, void *opaque)
140{
141 return -1;
142}
143
144int cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cpu,
145 int cpuid, void *opaque)
146{
147 CPUClass *cc = CPU_GET_CLASS(cpu);
148
149 return (*cc->write_elf32_note)(f, cpu, cpuid, opaque);
150}
151
152static int cpu_common_write_elf32_note(WriteCoreDumpFunction f,
153 CPUState *cpu, int cpuid,
154 void *opaque)
155{
156 return -1;
157}
158
159int cpu_write_elf64_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
160 void *opaque)
161{
162 CPUClass *cc = CPU_GET_CLASS(cpu);
163
164 return (*cc->write_elf64_qemunote)(f, cpu, opaque);
165}
166
167static int cpu_common_write_elf64_qemunote(WriteCoreDumpFunction f,
168 CPUState *cpu, void *opaque)
169{
170 return -1;
171}
172
173int cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cpu,
174 int cpuid, void *opaque)
175{
176 CPUClass *cc = CPU_GET_CLASS(cpu);
177
178 return (*cc->write_elf64_note)(f, cpu, cpuid, opaque);
179}
180
181static int cpu_common_write_elf64_note(WriteCoreDumpFunction f,
182 CPUState *cpu, int cpuid,
183 void *opaque)
184{
185 return -1;
186}
187
188
5b50e790
AF
189static int cpu_common_gdb_read_register(CPUState *cpu, uint8_t *buf, int reg)
190{
191 return 0;
192}
193
194static int cpu_common_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg)
195{
196 return 0;
197}
198
199
878096ee
AF
200void cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
201 int flags)
202{
203 CPUClass *cc = CPU_GET_CLASS(cpu);
204
205 if (cc->dump_state) {
97577fd4 206 cpu_synchronize_state(cpu);
878096ee
AF
207 cc->dump_state(cpu, f, cpu_fprintf, flags);
208 }
209}
210
211void cpu_dump_statistics(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
212 int flags)
213{
214 CPUClass *cc = CPU_GET_CLASS(cpu);
215
216 if (cc->dump_statistics) {
217 cc->dump_statistics(cpu, f, cpu_fprintf, flags);
218 }
219}
220
dd83b06a
AF
221void cpu_reset(CPUState *cpu)
222{
223 CPUClass *klass = CPU_GET_CLASS(cpu);
224
225 if (klass->reset != NULL) {
226 (*klass->reset)(cpu);
227 }
228}
229
230static void cpu_common_reset(CPUState *cpu)
231{
91b1df8c
AF
232 CPUClass *cc = CPU_GET_CLASS(cpu);
233
234 if (qemu_loglevel_mask(CPU_LOG_RESET)) {
235 qemu_log("CPU Reset (CPU %d)\n", cpu->cpu_index);
236 log_cpu_state(cpu, cc->reset_dump_flags);
237 }
238
259186a7 239 cpu->interrupt_request = 0;
d77953b9 240 cpu->current_tb = NULL;
259186a7 241 cpu->halted = 0;
93afeade
AF
242 cpu->mem_io_pc = 0;
243 cpu->mem_io_vaddr = 0;
efee7340 244 cpu->icount_extra = 0;
28ecfd7a 245 cpu->icount_decr.u32 = 0;
99df7dce 246 cpu->can_do_io = 0;
8cd70437 247 memset(cpu->tb_jmp_cache, 0, TB_JMP_CACHE_SIZE * sizeof(void *));
dd83b06a
AF
248}
249
8c2e1b00
AF
250static bool cpu_common_has_work(CPUState *cs)
251{
252 return false;
253}
254
2b8c2754
AF
255ObjectClass *cpu_class_by_name(const char *typename, const char *cpu_model)
256{
257 CPUClass *cc = CPU_CLASS(object_class_by_name(typename));
258
259 return cc->class_by_name(cpu_model);
260}
261
262static ObjectClass *cpu_common_class_by_name(const char *cpu_model)
263{
264 return NULL;
265}
266
1590bbcb
AF
267static void cpu_common_parse_features(CPUState *cpu, char *features,
268 Error **errp)
269{
270 char *featurestr; /* Single "key=value" string being parsed */
271 char *val;
272 Error *err = NULL;
273
274 featurestr = features ? strtok(features, ",") : NULL;
275
276 while (featurestr) {
277 val = strchr(featurestr, '=');
278 if (val) {
279 *val = 0;
280 val++;
281 object_property_parse(OBJECT(cpu), val, featurestr, &err);
282 if (err) {
283 error_propagate(errp, err);
284 return;
285 }
286 } else {
287 error_setg(errp, "Expected key=value format, found %s.",
288 featurestr);
289 return;
290 }
291 featurestr = strtok(NULL, ",");
292 }
293}
294
4f658099
AF
295static void cpu_common_realizefn(DeviceState *dev, Error **errp)
296{
13eed94e
IM
297 CPUState *cpu = CPU(dev);
298
299 if (dev->hotplugged) {
300 cpu_synchronize_post_init(cpu);
066e9b27 301 notifier_list_notify(&cpu_added_notifiers, dev);
6afb4721 302 cpu_resume(cpu);
13eed94e 303 }
4f658099
AF
304}
305
a0e372f0
AF
306static void cpu_common_initfn(Object *obj)
307{
308 CPUState *cpu = CPU(obj);
309 CPUClass *cc = CPU_GET_CLASS(obj);
310
35143f01 311 cpu->gdb_num_regs = cpu->gdb_num_g_regs = cc->gdb_num_core_regs;
a0e372f0
AF
312}
313
997395d3
IM
314static int64_t cpu_common_get_arch_id(CPUState *cpu)
315{
316 return cpu->cpu_index;
317}
318
dd83b06a
AF
319static void cpu_class_init(ObjectClass *klass, void *data)
320{
961f8395 321 DeviceClass *dc = DEVICE_CLASS(klass);
dd83b06a
AF
322 CPUClass *k = CPU_CLASS(klass);
323
2b8c2754 324 k->class_by_name = cpu_common_class_by_name;
1590bbcb 325 k->parse_features = cpu_common_parse_features;
dd83b06a 326 k->reset = cpu_common_reset;
997395d3 327 k->get_arch_id = cpu_common_get_arch_id;
8c2e1b00 328 k->has_work = cpu_common_has_work;
444d5590 329 k->get_paging_enabled = cpu_common_get_paging_enabled;
a23bbfda 330 k->get_memory_mapping = cpu_common_get_memory_mapping;
c72bf468
JF
331 k->write_elf32_qemunote = cpu_common_write_elf32_qemunote;
332 k->write_elf32_note = cpu_common_write_elf32_note;
333 k->write_elf64_qemunote = cpu_common_write_elf64_qemunote;
334 k->write_elf64_note = cpu_common_write_elf64_note;
5b50e790
AF
335 k->gdb_read_register = cpu_common_gdb_read_register;
336 k->gdb_write_register = cpu_common_gdb_write_register;
4f658099 337 dc->realize = cpu_common_realizefn;
ffa95714
MA
338 /*
339 * Reason: CPUs still need special care by board code: wiring up
340 * IRQs, adding reset handlers, halting non-first CPUs, ...
341 */
342 dc->cannot_instantiate_with_device_add_yet = true;
dd83b06a
AF
343}
344
961f8395 345static const TypeInfo cpu_type_info = {
dd83b06a 346 .name = TYPE_CPU,
961f8395 347 .parent = TYPE_DEVICE,
dd83b06a 348 .instance_size = sizeof(CPUState),
a0e372f0 349 .instance_init = cpu_common_initfn,
dd83b06a
AF
350 .abstract = true,
351 .class_size = sizeof(CPUClass),
352 .class_init = cpu_class_init,
353};
354
355static void cpu_register_types(void)
356{
357 type_register_static(&cpu_type_info);
358}
359
360type_init(cpu_register_types)