]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - sound/isa/cs423x/cs4236_lib.c
ALSA: Include linux/io.h instead of asm/io.h
[mirror_ubuntu-zesty-kernel.git] / sound / isa / cs423x / cs4236_lib.c
CommitLineData
1da177e4 1/*
c1017a4c 2 * Copyright (c) by Jaroslav Kysela <perex@perex.cz>
1da177e4
LT
3 * Routines for control of CS4235/4236B/4237B/4238B/4239 chips
4 *
5 * Note:
6 * -----
7 *
8 * Bugs:
9 * -----
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
24 *
25 */
26
27/*
28 * Indirect control registers (CS4236B+)
29 *
30 * C0
31 * D8: WSS reset (all chips)
32 *
33 * C1 (all chips except CS4236)
34 * D7-D5: version
35 * D4-D0: chip id
36 * 11101 - CS4235
37 * 01011 - CS4236B
38 * 01000 - CS4237B
39 * 01001 - CS4238B
40 * 11110 - CS4239
41 *
42 * C2
43 * D7-D4: 3D Space (CS4235,CS4237B,CS4238B,CS4239)
44 * D3-D0: 3D Center (CS4237B); 3D Volume (CS4238B)
45 *
46 * C3
47 * D7: 3D Enable (CS4237B)
48 * D6: 3D Mono Enable (CS4237B)
49 * D5: 3D Serial Output (CS4237B,CS4238B)
50 * D4: 3D Enable (CS4235,CS4238B,CS4239)
51 *
52 * C4
53 * D7: consumer serial port enable (CS4237B,CS4238B)
54 * D6: channels status block reset (CS4237B,CS4238B)
55 * D5: user bit in sub-frame of digital audio data (CS4237B,CS4238B)
56 * D4: validity bit bit in sub-frame of digital audio data (CS4237B,CS4238B)
57 *
58 * C5 lower channel status (digital serial data description) (CS4237B,CS4238B)
59 * D7-D6: first two bits of category code
60 * D5: lock
61 * D4-D3: pre-emphasis (0 = none, 1 = 50/15us)
62 * D2: copy/copyright (0 = copy inhibited)
63 * D1: 0 = digital audio / 1 = non-digital audio
64 *
65 * C6 upper channel status (digital serial data description) (CS4237B,CS4238B)
66 * D7-D6: sample frequency (0 = 44.1kHz)
67 * D5: generation status (0 = no indication, 1 = original/commercially precaptureed data)
68 * D4-D0: category code (upper bits)
69 *
70 * C7 reserved (must write 0)
71 *
72 * C8 wavetable control
73 * D7: volume control interrupt enable (CS4235,CS4239)
74 * D6: hardware volume control format (CS4235,CS4239)
75 * D3: wavetable serial port enable (all chips)
76 * D2: DSP serial port switch (all chips)
77 * D1: disable MCLK (all chips)
78 * D0: force BRESET low (all chips)
79 *
80 */
81
6cbbfe1c 82#include <linux/io.h>
1da177e4
LT
83#include <linux/delay.h>
84#include <linux/init.h>
85#include <linux/time.h>
86#include <linux/wait.h>
87#include <sound/core.h>
61ef19d7 88#include <sound/wss.h>
1da177e4 89#include <sound/asoundef.h>
d114cd84 90#include <sound/initval.h>
4b28dca8 91#include <sound/tlv.h>
1da177e4 92
1da177e4
LT
93/*
94 *
95 */
96
97static unsigned char snd_cs4236_ext_map[18] = {
98 /* CS4236_LEFT_LINE */ 0xff,
99 /* CS4236_RIGHT_LINE */ 0xff,
100 /* CS4236_LEFT_MIC */ 0xdf,
101 /* CS4236_RIGHT_MIC */ 0xdf,
102 /* CS4236_LEFT_MIX_CTRL */ 0xe0 | 0x18,
103 /* CS4236_RIGHT_MIX_CTRL */ 0xe0,
104 /* CS4236_LEFT_FM */ 0xbf,
105 /* CS4236_RIGHT_FM */ 0xbf,
106 /* CS4236_LEFT_DSP */ 0xbf,
107 /* CS4236_RIGHT_DSP */ 0xbf,
108 /* CS4236_RIGHT_LOOPBACK */ 0xbf,
109 /* CS4236_DAC_MUTE */ 0xe0,
110 /* CS4236_ADC_RATE */ 0x01, /* 48kHz */
111 /* CS4236_DAC_RATE */ 0x01, /* 48kHz */
112 /* CS4236_LEFT_MASTER */ 0xbf,
113 /* CS4236_RIGHT_MASTER */ 0xbf,
114 /* CS4236_LEFT_WAVE */ 0xbf,
115 /* CS4236_RIGHT_WAVE */ 0xbf
116};
117
118/*
119 *
120 */
121
7779f75f
KH
122static void snd_cs4236_ctrl_out(struct snd_wss *chip,
123 unsigned char reg, unsigned char val)
1da177e4
LT
124{
125 outb(reg, chip->cport + 3);
126 outb(chip->cimage[reg] = val, chip->cport + 4);
127}
128
7779f75f 129static unsigned char snd_cs4236_ctrl_in(struct snd_wss *chip, unsigned char reg)
1da177e4
LT
130{
131 outb(reg, chip->cport + 3);
132 return inb(chip->cport + 4);
133}
134
135/*
136 * PCM
137 */
138
139#define CLOCKS 8
140
ba2375a4 141static struct snd_ratnum clocks[CLOCKS] = {
1da177e4
LT
142 { .num = 16934400, .den_min = 353, .den_max = 353, .den_step = 1 },
143 { .num = 16934400, .den_min = 529, .den_max = 529, .den_step = 1 },
144 { .num = 16934400, .den_min = 617, .den_max = 617, .den_step = 1 },
145 { .num = 16934400, .den_min = 1058, .den_max = 1058, .den_step = 1 },
146 { .num = 16934400, .den_min = 1764, .den_max = 1764, .den_step = 1 },
147 { .num = 16934400, .den_min = 2117, .den_max = 2117, .den_step = 1 },
148 { .num = 16934400, .den_min = 2558, .den_max = 2558, .den_step = 1 },
149 { .num = 16934400/16, .den_min = 21, .den_max = 192, .den_step = 1 }
150};
151
ba2375a4 152static struct snd_pcm_hw_constraint_ratnums hw_constraints_clocks = {
1da177e4
LT
153 .nrats = CLOCKS,
154 .rats = clocks,
155};
156
ba2375a4 157static int snd_cs4236_xrate(struct snd_pcm_runtime *runtime)
1da177e4
LT
158{
159 return snd_pcm_hw_constraint_ratnums(runtime, 0, SNDRV_PCM_HW_PARAM_RATE,
160 &hw_constraints_clocks);
161}
162
163static unsigned char divisor_to_rate_register(unsigned int divisor)
164{
165 switch (divisor) {
166 case 353: return 1;
167 case 529: return 2;
168 case 617: return 3;
169 case 1058: return 4;
170 case 1764: return 5;
171 case 2117: return 6;
172 case 2558: return 7;
173 default:
7c22f1aa
TI
174 if (divisor < 21 || divisor > 192) {
175 snd_BUG();
176 return 192;
177 }
1da177e4
LT
178 return divisor;
179 }
180}
181
7779f75f
KH
182static void snd_cs4236_playback_format(struct snd_wss *chip,
183 struct snd_pcm_hw_params *params,
184 unsigned char pdfr)
1da177e4
LT
185{
186 unsigned long flags;
187 unsigned char rate = divisor_to_rate_register(params->rate_den);
188
189 spin_lock_irqsave(&chip->reg_lock, flags);
190 /* set fast playback format change and clean playback FIFO */
7779f75f
KH
191 snd_wss_out(chip, CS4231_ALT_FEATURE_1,
192 chip->image[CS4231_ALT_FEATURE_1] | 0x10);
193 snd_wss_out(chip, CS4231_PLAYBK_FORMAT, pdfr & 0xf0);
194 snd_wss_out(chip, CS4231_ALT_FEATURE_1,
195 chip->image[CS4231_ALT_FEATURE_1] & ~0x10);
1da177e4
LT
196 snd_cs4236_ext_out(chip, CS4236_DAC_RATE, rate);
197 spin_unlock_irqrestore(&chip->reg_lock, flags);
198}
199
7779f75f
KH
200static void snd_cs4236_capture_format(struct snd_wss *chip,
201 struct snd_pcm_hw_params *params,
202 unsigned char cdfr)
1da177e4
LT
203{
204 unsigned long flags;
205 unsigned char rate = divisor_to_rate_register(params->rate_den);
206
207 spin_lock_irqsave(&chip->reg_lock, flags);
208 /* set fast capture format change and clean capture FIFO */
7779f75f
KH
209 snd_wss_out(chip, CS4231_ALT_FEATURE_1,
210 chip->image[CS4231_ALT_FEATURE_1] | 0x20);
211 snd_wss_out(chip, CS4231_REC_FORMAT, cdfr & 0xf0);
212 snd_wss_out(chip, CS4231_ALT_FEATURE_1,
213 chip->image[CS4231_ALT_FEATURE_1] & ~0x20);
1da177e4
LT
214 snd_cs4236_ext_out(chip, CS4236_ADC_RATE, rate);
215 spin_unlock_irqrestore(&chip->reg_lock, flags);
216}
217
218#ifdef CONFIG_PM
219
7779f75f 220static void snd_cs4236_suspend(struct snd_wss *chip)
1da177e4
LT
221{
222 int reg;
223 unsigned long flags;
224
225 spin_lock_irqsave(&chip->reg_lock, flags);
226 for (reg = 0; reg < 32; reg++)
7779f75f 227 chip->image[reg] = snd_wss_in(chip, reg);
1da177e4
LT
228 for (reg = 0; reg < 18; reg++)
229 chip->eimage[reg] = snd_cs4236_ext_in(chip, CS4236_I23VAL(reg));
230 for (reg = 2; reg < 9; reg++)
231 chip->cimage[reg] = snd_cs4236_ctrl_in(chip, reg);
232 spin_unlock_irqrestore(&chip->reg_lock, flags);
233}
234
7779f75f 235static void snd_cs4236_resume(struct snd_wss *chip)
1da177e4
LT
236{
237 int reg;
238 unsigned long flags;
239
7779f75f 240 snd_wss_mce_up(chip);
1da177e4
LT
241 spin_lock_irqsave(&chip->reg_lock, flags);
242 for (reg = 0; reg < 32; reg++) {
243 switch (reg) {
244 case CS4236_EXT_REG:
245 case CS4231_VERSION:
246 case 27: /* why? CS4235 - master left */
247 case 29: /* why? CS4235 - master right */
248 break;
249 default:
7779f75f 250 snd_wss_out(chip, reg, chip->image[reg]);
1da177e4
LT
251 break;
252 }
253 }
254 for (reg = 0; reg < 18; reg++)
255 snd_cs4236_ext_out(chip, CS4236_I23VAL(reg), chip->eimage[reg]);
256 for (reg = 2; reg < 9; reg++) {
257 switch (reg) {
258 case 7:
259 break;
260 default:
261 snd_cs4236_ctrl_out(chip, reg, chip->cimage[reg]);
262 }
263 }
264 spin_unlock_irqrestore(&chip->reg_lock, flags);
7779f75f 265 snd_wss_mce_down(chip);
1da177e4
LT
266}
267
268#endif /* CONFIG_PM */
d114cd84
KH
269/*
270 * This function does no fail if the chip is not CS4236B or compatible.
271 * It just an equivalent to the snd_wss_create() then.
272 */
ba2375a4 273int snd_cs4236_create(struct snd_card *card,
1da177e4
LT
274 unsigned long port,
275 unsigned long cport,
276 int irq, int dma1, int dma2,
277 unsigned short hardware,
278 unsigned short hwshare,
7779f75f 279 struct snd_wss **rchip)
1da177e4 280{
7779f75f 281 struct snd_wss *chip;
1da177e4
LT
282 unsigned char ver1, ver2;
283 unsigned int reg;
284 int err;
285
286 *rchip = NULL;
7779f75f
KH
287 if (hardware == WSS_HW_DETECT)
288 hardware = WSS_HW_DETECT3;
d114cd84 289
7779f75f
KH
290 err = snd_wss_create(card, port, cport,
291 irq, dma1, dma2, hardware, hwshare, &chip);
292 if (err < 0)
1da177e4
LT
293 return err;
294
d114cd84
KH
295 if ((chip->hardware & WSS_HW_CS4236B_MASK) == 0) {
296 snd_printd("chip is not CS4236+, hardware=0x%x\n",
297 chip->hardware);
298 *rchip = chip;
299 return 0;
1da177e4
LT
300 }
301#if 0
302 {
303 int idx;
304 for (idx = 0; idx < 8; idx++)
4c9f1d3e
TI
305 snd_printk(KERN_DEBUG "CD%i = 0x%x\n",
306 idx, inb(chip->cport + idx));
1da177e4 307 for (idx = 0; idx < 9; idx++)
4c9f1d3e
TI
308 snd_printk(KERN_DEBUG "C%i = 0x%x\n",
309 idx, snd_cs4236_ctrl_in(chip, idx));
1da177e4
LT
310 }
311#endif
d114cd84
KH
312 if (cport < 0x100 || cport == SNDRV_AUTO_PORT) {
313 snd_printk(KERN_ERR "please, specify control port "
314 "for CS4236+ chips\n");
315 snd_device_free(card, chip);
316 return -ENODEV;
317 }
1da177e4
LT
318 ver1 = snd_cs4236_ctrl_in(chip, 1);
319 ver2 = snd_cs4236_ext_in(chip, CS4236_VERSION);
d114cd84
KH
320 snd_printdd("CS4236: [0x%lx] C1 (version) = 0x%x, ext = 0x%x\n",
321 cport, ver1, ver2);
1da177e4 322 if (ver1 != ver2) {
4c9f1d3e
TI
323 snd_printk(KERN_ERR "CS4236+ chip detected, but "
324 "control port 0x%lx is not valid\n", cport);
1da177e4
LT
325 snd_device_free(card, chip);
326 return -ENODEV;
327 }
328 snd_cs4236_ctrl_out(chip, 0, 0x00);
329 snd_cs4236_ctrl_out(chip, 2, 0xff);
330 snd_cs4236_ctrl_out(chip, 3, 0x00);
331 snd_cs4236_ctrl_out(chip, 4, 0x80);
d114cd84
KH
332 reg = ((IEC958_AES1_CON_PCM_CODER & 3) << 6) |
333 IEC958_AES0_CON_EMPHASIS_NONE;
334 snd_cs4236_ctrl_out(chip, 5, reg);
1da177e4
LT
335 snd_cs4236_ctrl_out(chip, 6, IEC958_AES1_CON_PCM_CODER >> 2);
336 snd_cs4236_ctrl_out(chip, 7, 0x00);
d114cd84
KH
337 /*
338 * 0x8c for C8 is valid for Turtle Beach Malibu - the IEC-958
339 * output is working with this setup, other hardware should
340 * have different signal paths and this value should be
341 * selectable in the future
342 */
1da177e4
LT
343 snd_cs4236_ctrl_out(chip, 8, 0x8c);
344 chip->rate_constraint = snd_cs4236_xrate;
345 chip->set_playback_format = snd_cs4236_playback_format;
346 chip->set_capture_format = snd_cs4236_capture_format;
347#ifdef CONFIG_PM
348 chip->suspend = snd_cs4236_suspend;
349 chip->resume = snd_cs4236_resume;
350#endif
351
352 /* initialize extended registers */
353 for (reg = 0; reg < sizeof(snd_cs4236_ext_map); reg++)
d114cd84
KH
354 snd_cs4236_ext_out(chip, CS4236_I23VAL(reg),
355 snd_cs4236_ext_map[reg]);
1da177e4 356
d114cd84 357 /* initialize compatible but more featured registers */
7779f75f
KH
358 snd_wss_out(chip, CS4231_LEFT_INPUT, 0x40);
359 snd_wss_out(chip, CS4231_RIGHT_INPUT, 0x40);
360 snd_wss_out(chip, CS4231_AUX1_LEFT_INPUT, 0xff);
361 snd_wss_out(chip, CS4231_AUX1_RIGHT_INPUT, 0xff);
362 snd_wss_out(chip, CS4231_AUX2_LEFT_INPUT, 0xdf);
363 snd_wss_out(chip, CS4231_AUX2_RIGHT_INPUT, 0xdf);
364 snd_wss_out(chip, CS4231_RIGHT_LINE_IN, 0xff);
365 snd_wss_out(chip, CS4231_LEFT_LINE_IN, 0xff);
366 snd_wss_out(chip, CS4231_RIGHT_LINE_IN, 0xff);
1da177e4 367 switch (chip->hardware) {
7779f75f
KH
368 case WSS_HW_CS4235:
369 case WSS_HW_CS4239:
370 snd_wss_out(chip, CS4235_LEFT_MASTER, 0xff);
371 snd_wss_out(chip, CS4235_RIGHT_MASTER, 0xff);
1da177e4
LT
372 break;
373 }
374
375 *rchip = chip;
376 return 0;
377}
378
fa60c065 379int snd_cs4236_pcm(struct snd_wss *chip, int device)
1da177e4 380{
1da177e4
LT
381 int err;
382
fa60c065 383 err = snd_wss_pcm(chip, device);
7779f75f 384 if (err < 0)
1da177e4 385 return err;
fa60c065 386 chip->pcm->info_flags &= ~SNDRV_PCM_INFO_JOINT_DUPLEX;
1da177e4
LT
387 return 0;
388}
389
390/*
391 * MIXER
392 */
393
394#define CS4236_SINGLE(xname, xindex, reg, shift, mask, invert) \
395{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
396 .info = snd_cs4236_info_single, \
397 .get = snd_cs4236_get_single, .put = snd_cs4236_put_single, \
398 .private_value = reg | (shift << 8) | (mask << 16) | (invert << 24) }
399
4b28dca8
KH
400#define CS4236_SINGLE_TLV(xname, xindex, reg, shift, mask, invert, xtlv) \
401{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
402 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE | SNDRV_CTL_ELEM_ACCESS_TLV_READ, \
403 .info = snd_cs4236_info_single, \
404 .get = snd_cs4236_get_single, .put = snd_cs4236_put_single, \
405 .private_value = reg | (shift << 8) | (mask << 16) | (invert << 24), \
406 .tlv = { .p = (xtlv) } }
407
ba2375a4 408static int snd_cs4236_info_single(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
1da177e4
LT
409{
410 int mask = (kcontrol->private_value >> 16) & 0xff;
411
412 uinfo->type = mask == 1 ? SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER;
413 uinfo->count = 1;
414 uinfo->value.integer.min = 0;
415 uinfo->value.integer.max = mask;
416 return 0;
417}
418
ba2375a4 419static int snd_cs4236_get_single(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 420{
7779f75f 421 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
422 unsigned long flags;
423 int reg = kcontrol->private_value & 0xff;
424 int shift = (kcontrol->private_value >> 8) & 0xff;
425 int mask = (kcontrol->private_value >> 16) & 0xff;
426 int invert = (kcontrol->private_value >> 24) & 0xff;
427
428 spin_lock_irqsave(&chip->reg_lock, flags);
429 ucontrol->value.integer.value[0] = (chip->eimage[CS4236_REG(reg)] >> shift) & mask;
430 spin_unlock_irqrestore(&chip->reg_lock, flags);
431 if (invert)
432 ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
433 return 0;
434}
435
ba2375a4 436static int snd_cs4236_put_single(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 437{
7779f75f 438 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
439 unsigned long flags;
440 int reg = kcontrol->private_value & 0xff;
441 int shift = (kcontrol->private_value >> 8) & 0xff;
442 int mask = (kcontrol->private_value >> 16) & 0xff;
443 int invert = (kcontrol->private_value >> 24) & 0xff;
444 int change;
445 unsigned short val;
446
447 val = (ucontrol->value.integer.value[0] & mask);
448 if (invert)
449 val = mask - val;
450 val <<= shift;
451 spin_lock_irqsave(&chip->reg_lock, flags);
452 val = (chip->eimage[CS4236_REG(reg)] & ~(mask << shift)) | val;
453 change = val != chip->eimage[CS4236_REG(reg)];
454 snd_cs4236_ext_out(chip, reg, val);
455 spin_unlock_irqrestore(&chip->reg_lock, flags);
456 return change;
457}
458
459#define CS4236_SINGLEC(xname, xindex, reg, shift, mask, invert) \
460{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
461 .info = snd_cs4236_info_single, \
462 .get = snd_cs4236_get_singlec, .put = snd_cs4236_put_singlec, \
463 .private_value = reg | (shift << 8) | (mask << 16) | (invert << 24) }
464
ba2375a4 465static int snd_cs4236_get_singlec(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 466{
7779f75f 467 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
468 unsigned long flags;
469 int reg = kcontrol->private_value & 0xff;
470 int shift = (kcontrol->private_value >> 8) & 0xff;
471 int mask = (kcontrol->private_value >> 16) & 0xff;
472 int invert = (kcontrol->private_value >> 24) & 0xff;
473
474 spin_lock_irqsave(&chip->reg_lock, flags);
475 ucontrol->value.integer.value[0] = (chip->cimage[reg] >> shift) & mask;
476 spin_unlock_irqrestore(&chip->reg_lock, flags);
477 if (invert)
478 ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
479 return 0;
480}
481
ba2375a4 482static int snd_cs4236_put_singlec(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 483{
7779f75f 484 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
485 unsigned long flags;
486 int reg = kcontrol->private_value & 0xff;
487 int shift = (kcontrol->private_value >> 8) & 0xff;
488 int mask = (kcontrol->private_value >> 16) & 0xff;
489 int invert = (kcontrol->private_value >> 24) & 0xff;
490 int change;
491 unsigned short val;
492
493 val = (ucontrol->value.integer.value[0] & mask);
494 if (invert)
495 val = mask - val;
496 val <<= shift;
497 spin_lock_irqsave(&chip->reg_lock, flags);
498 val = (chip->cimage[reg] & ~(mask << shift)) | val;
499 change = val != chip->cimage[reg];
500 snd_cs4236_ctrl_out(chip, reg, val);
501 spin_unlock_irqrestore(&chip->reg_lock, flags);
502 return change;
503}
504
505#define CS4236_DOUBLE(xname, xindex, left_reg, right_reg, shift_left, shift_right, mask, invert) \
506{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
507 .info = snd_cs4236_info_double, \
508 .get = snd_cs4236_get_double, .put = snd_cs4236_put_double, \
509 .private_value = left_reg | (right_reg << 8) | (shift_left << 16) | (shift_right << 19) | (mask << 24) | (invert << 22) }
510
4b28dca8
KH
511#define CS4236_DOUBLE_TLV(xname, xindex, left_reg, right_reg, shift_left, \
512 shift_right, mask, invert, xtlv) \
513{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
514 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE | SNDRV_CTL_ELEM_ACCESS_TLV_READ, \
515 .info = snd_cs4236_info_double, \
516 .get = snd_cs4236_get_double, .put = snd_cs4236_put_double, \
517 .private_value = left_reg | (right_reg << 8) | (shift_left << 16) | \
518 (shift_right << 19) | (mask << 24) | (invert << 22), \
519 .tlv = { .p = (xtlv) } }
520
ba2375a4 521static int snd_cs4236_info_double(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
1da177e4
LT
522{
523 int mask = (kcontrol->private_value >> 24) & 0xff;
524
525 uinfo->type = mask == 1 ? SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER;
526 uinfo->count = 2;
527 uinfo->value.integer.min = 0;
528 uinfo->value.integer.max = mask;
529 return 0;
530}
531
ba2375a4 532static int snd_cs4236_get_double(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 533{
7779f75f 534 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
535 unsigned long flags;
536 int left_reg = kcontrol->private_value & 0xff;
537 int right_reg = (kcontrol->private_value >> 8) & 0xff;
538 int shift_left = (kcontrol->private_value >> 16) & 0x07;
539 int shift_right = (kcontrol->private_value >> 19) & 0x07;
540 int mask = (kcontrol->private_value >> 24) & 0xff;
541 int invert = (kcontrol->private_value >> 22) & 1;
542
543 spin_lock_irqsave(&chip->reg_lock, flags);
544 ucontrol->value.integer.value[0] = (chip->eimage[CS4236_REG(left_reg)] >> shift_left) & mask;
545 ucontrol->value.integer.value[1] = (chip->eimage[CS4236_REG(right_reg)] >> shift_right) & mask;
546 spin_unlock_irqrestore(&chip->reg_lock, flags);
547 if (invert) {
548 ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
549 ucontrol->value.integer.value[1] = mask - ucontrol->value.integer.value[1];
550 }
551 return 0;
552}
553
ba2375a4 554static int snd_cs4236_put_double(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 555{
7779f75f 556 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
557 unsigned long flags;
558 int left_reg = kcontrol->private_value & 0xff;
559 int right_reg = (kcontrol->private_value >> 8) & 0xff;
560 int shift_left = (kcontrol->private_value >> 16) & 0x07;
561 int shift_right = (kcontrol->private_value >> 19) & 0x07;
562 int mask = (kcontrol->private_value >> 24) & 0xff;
563 int invert = (kcontrol->private_value >> 22) & 1;
564 int change;
565 unsigned short val1, val2;
566
567 val1 = ucontrol->value.integer.value[0] & mask;
568 val2 = ucontrol->value.integer.value[1] & mask;
569 if (invert) {
570 val1 = mask - val1;
571 val2 = mask - val2;
572 }
573 val1 <<= shift_left;
574 val2 <<= shift_right;
575 spin_lock_irqsave(&chip->reg_lock, flags);
576 if (left_reg != right_reg) {
577 val1 = (chip->eimage[CS4236_REG(left_reg)] & ~(mask << shift_left)) | val1;
578 val2 = (chip->eimage[CS4236_REG(right_reg)] & ~(mask << shift_right)) | val2;
579 change = val1 != chip->eimage[CS4236_REG(left_reg)] || val2 != chip->eimage[CS4236_REG(right_reg)];
580 snd_cs4236_ext_out(chip, left_reg, val1);
581 snd_cs4236_ext_out(chip, right_reg, val2);
582 } else {
583 val1 = (chip->eimage[CS4236_REG(left_reg)] & ~((mask << shift_left) | (mask << shift_right))) | val1 | val2;
584 change = val1 != chip->eimage[CS4236_REG(left_reg)];
585 snd_cs4236_ext_out(chip, left_reg, val1);
586 }
587 spin_unlock_irqrestore(&chip->reg_lock, flags);
588 return change;
589}
590
4b28dca8
KH
591#define CS4236_DOUBLE1(xname, xindex, left_reg, right_reg, shift_left, \
592 shift_right, mask, invert) \
1da177e4
LT
593{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
594 .info = snd_cs4236_info_double, \
595 .get = snd_cs4236_get_double1, .put = snd_cs4236_put_double1, \
596 .private_value = left_reg | (right_reg << 8) | (shift_left << 16) | (shift_right << 19) | (mask << 24) | (invert << 22) }
597
4b28dca8
KH
598#define CS4236_DOUBLE1_TLV(xname, xindex, left_reg, right_reg, shift_left, \
599 shift_right, mask, invert, xtlv) \
600{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
601 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE | SNDRV_CTL_ELEM_ACCESS_TLV_READ, \
602 .info = snd_cs4236_info_double, \
603 .get = snd_cs4236_get_double1, .put = snd_cs4236_put_double1, \
604 .private_value = left_reg | (right_reg << 8) | (shift_left << 16) | \
605 (shift_right << 19) | (mask << 24) | (invert << 22), \
606 .tlv = { .p = (xtlv) } }
607
ba2375a4 608static int snd_cs4236_get_double1(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 609{
7779f75f 610 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
611 unsigned long flags;
612 int left_reg = kcontrol->private_value & 0xff;
613 int right_reg = (kcontrol->private_value >> 8) & 0xff;
614 int shift_left = (kcontrol->private_value >> 16) & 0x07;
615 int shift_right = (kcontrol->private_value >> 19) & 0x07;
616 int mask = (kcontrol->private_value >> 24) & 0xff;
617 int invert = (kcontrol->private_value >> 22) & 1;
618
619 spin_lock_irqsave(&chip->reg_lock, flags);
620 ucontrol->value.integer.value[0] = (chip->image[left_reg] >> shift_left) & mask;
621 ucontrol->value.integer.value[1] = (chip->eimage[CS4236_REG(right_reg)] >> shift_right) & mask;
622 spin_unlock_irqrestore(&chip->reg_lock, flags);
623 if (invert) {
624 ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
625 ucontrol->value.integer.value[1] = mask - ucontrol->value.integer.value[1];
626 }
627 return 0;
628}
629
ba2375a4 630static int snd_cs4236_put_double1(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 631{
7779f75f 632 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
633 unsigned long flags;
634 int left_reg = kcontrol->private_value & 0xff;
635 int right_reg = (kcontrol->private_value >> 8) & 0xff;
636 int shift_left = (kcontrol->private_value >> 16) & 0x07;
637 int shift_right = (kcontrol->private_value >> 19) & 0x07;
638 int mask = (kcontrol->private_value >> 24) & 0xff;
639 int invert = (kcontrol->private_value >> 22) & 1;
640 int change;
641 unsigned short val1, val2;
642
643 val1 = ucontrol->value.integer.value[0] & mask;
644 val2 = ucontrol->value.integer.value[1] & mask;
645 if (invert) {
646 val1 = mask - val1;
647 val2 = mask - val2;
648 }
649 val1 <<= shift_left;
650 val2 <<= shift_right;
651 spin_lock_irqsave(&chip->reg_lock, flags);
652 val1 = (chip->image[left_reg] & ~(mask << shift_left)) | val1;
653 val2 = (chip->eimage[CS4236_REG(right_reg)] & ~(mask << shift_right)) | val2;
654 change = val1 != chip->image[left_reg] || val2 != chip->eimage[CS4236_REG(right_reg)];
7779f75f 655 snd_wss_out(chip, left_reg, val1);
1da177e4
LT
656 snd_cs4236_ext_out(chip, right_reg, val2);
657 spin_unlock_irqrestore(&chip->reg_lock, flags);
658 return change;
659}
660
4b28dca8 661#define CS4236_MASTER_DIGITAL(xname, xindex, xtlv) \
1da177e4 662{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
4b28dca8 663 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE | SNDRV_CTL_ELEM_ACCESS_TLV_READ, \
1da177e4
LT
664 .info = snd_cs4236_info_double, \
665 .get = snd_cs4236_get_master_digital, .put = snd_cs4236_put_master_digital, \
4b28dca8
KH
666 .private_value = 71 << 24, \
667 .tlv = { .p = (xtlv) } }
1da177e4
LT
668
669static inline int snd_cs4236_mixer_master_digital_invert_volume(int vol)
670{
671 return (vol < 64) ? 63 - vol : 64 + (71 - vol);
4b28dca8 672}
1da177e4 673
ba2375a4 674static int snd_cs4236_get_master_digital(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 675{
7779f75f 676 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
677 unsigned long flags;
678
679 spin_lock_irqsave(&chip->reg_lock, flags);
680 ucontrol->value.integer.value[0] = snd_cs4236_mixer_master_digital_invert_volume(chip->eimage[CS4236_REG(CS4236_LEFT_MASTER)] & 0x7f);
681 ucontrol->value.integer.value[1] = snd_cs4236_mixer_master_digital_invert_volume(chip->eimage[CS4236_REG(CS4236_RIGHT_MASTER)] & 0x7f);
682 spin_unlock_irqrestore(&chip->reg_lock, flags);
683 return 0;
684}
685
ba2375a4 686static int snd_cs4236_put_master_digital(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 687{
7779f75f 688 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
689 unsigned long flags;
690 int change;
691 unsigned short val1, val2;
692
693 val1 = snd_cs4236_mixer_master_digital_invert_volume(ucontrol->value.integer.value[0] & 0x7f);
694 val2 = snd_cs4236_mixer_master_digital_invert_volume(ucontrol->value.integer.value[1] & 0x7f);
695 spin_lock_irqsave(&chip->reg_lock, flags);
696 val1 = (chip->eimage[CS4236_REG(CS4236_LEFT_MASTER)] & ~0x7f) | val1;
697 val2 = (chip->eimage[CS4236_REG(CS4236_RIGHT_MASTER)] & ~0x7f) | val2;
698 change = val1 != chip->eimage[CS4236_REG(CS4236_LEFT_MASTER)] || val2 != chip->eimage[CS4236_REG(CS4236_RIGHT_MASTER)];
699 snd_cs4236_ext_out(chip, CS4236_LEFT_MASTER, val1);
a5a6bbd9 700 snd_cs4236_ext_out(chip, CS4236_RIGHT_MASTER, val2);
1da177e4
LT
701 spin_unlock_irqrestore(&chip->reg_lock, flags);
702 return change;
703}
704
4b28dca8 705#define CS4235_OUTPUT_ACCU(xname, xindex, xtlv) \
1da177e4 706{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
4b28dca8 707 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE | SNDRV_CTL_ELEM_ACCESS_TLV_READ, \
1da177e4
LT
708 .info = snd_cs4236_info_double, \
709 .get = snd_cs4235_get_output_accu, .put = snd_cs4235_put_output_accu, \
4b28dca8
KH
710 .private_value = 3 << 24, \
711 .tlv = { .p = (xtlv) } }
1da177e4
LT
712
713static inline int snd_cs4235_mixer_output_accu_get_volume(int vol)
714{
715 switch ((vol >> 5) & 3) {
716 case 0: return 1;
717 case 1: return 3;
718 case 2: return 2;
719 case 3: return 0;
720 }
721 return 3;
722}
723
724static inline int snd_cs4235_mixer_output_accu_set_volume(int vol)
725{
726 switch (vol & 3) {
727 case 0: return 3 << 5;
728 case 1: return 0 << 5;
729 case 2: return 2 << 5;
730 case 3: return 1 << 5;
731 }
732 return 1 << 5;
733}
734
ba2375a4 735static int snd_cs4235_get_output_accu(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 736{
7779f75f 737 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
738 unsigned long flags;
739
740 spin_lock_irqsave(&chip->reg_lock, flags);
741 ucontrol->value.integer.value[0] = snd_cs4235_mixer_output_accu_get_volume(chip->image[CS4235_LEFT_MASTER]);
742 ucontrol->value.integer.value[1] = snd_cs4235_mixer_output_accu_get_volume(chip->image[CS4235_RIGHT_MASTER]);
743 spin_unlock_irqrestore(&chip->reg_lock, flags);
744 return 0;
745}
746
ba2375a4 747static int snd_cs4235_put_output_accu(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 748{
7779f75f 749 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
750 unsigned long flags;
751 int change;
752 unsigned short val1, val2;
753
754 val1 = snd_cs4235_mixer_output_accu_set_volume(ucontrol->value.integer.value[0]);
755 val2 = snd_cs4235_mixer_output_accu_set_volume(ucontrol->value.integer.value[1]);
756 spin_lock_irqsave(&chip->reg_lock, flags);
757 val1 = (chip->image[CS4235_LEFT_MASTER] & ~(3 << 5)) | val1;
758 val2 = (chip->image[CS4235_RIGHT_MASTER] & ~(3 << 5)) | val2;
759 change = val1 != chip->image[CS4235_LEFT_MASTER] || val2 != chip->image[CS4235_RIGHT_MASTER];
7779f75f
KH
760 snd_wss_out(chip, CS4235_LEFT_MASTER, val1);
761 snd_wss_out(chip, CS4235_RIGHT_MASTER, val2);
1da177e4
LT
762 spin_unlock_irqrestore(&chip->reg_lock, flags);
763 return change;
764}
765
4b28dca8
KH
766static const DECLARE_TLV_DB_SCALE(db_scale_7bit, -9450, 150, 0);
767static const DECLARE_TLV_DB_SCALE(db_scale_6bit, -9450, 150, 0);
768static const DECLARE_TLV_DB_SCALE(db_scale_6bit_12db_max, -8250, 150, 0);
769static const DECLARE_TLV_DB_SCALE(db_scale_5bit_12db_max, -3450, 150, 0);
770static const DECLARE_TLV_DB_SCALE(db_scale_5bit_22db_max, -2400, 150, 0);
771static const DECLARE_TLV_DB_SCALE(db_scale_4bit, -4500, 300, 0);
772static const DECLARE_TLV_DB_SCALE(db_scale_2bit, -1800, 600, 0);
773static const DECLARE_TLV_DB_SCALE(db_scale_rec_gain, 0, 150, 0);
774
ba2375a4 775static struct snd_kcontrol_new snd_cs4236_controls[] = {
1da177e4 776
7779f75f
KH
777CS4236_DOUBLE("Master Digital Playback Switch", 0,
778 CS4236_LEFT_MASTER, CS4236_RIGHT_MASTER, 7, 7, 1, 1),
779CS4236_DOUBLE("Master Digital Capture Switch", 0,
780 CS4236_DAC_MUTE, CS4236_DAC_MUTE, 7, 6, 1, 1),
4b28dca8 781CS4236_MASTER_DIGITAL("Master Digital Volume", 0, db_scale_7bit),
1da177e4 782
4b28dca8
KH
783CS4236_DOUBLE_TLV("Capture Boost Volume", 0,
784 CS4236_LEFT_MIX_CTRL, CS4236_RIGHT_MIX_CTRL, 5, 5, 3, 1,
785 db_scale_2bit),
7779f75f
KH
786
787WSS_DOUBLE("PCM Playback Switch", 0,
788 CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 7, 7, 1, 1),
4b28dca8
KH
789WSS_DOUBLE_TLV("PCM Playback Volume", 0,
790 CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 0, 0, 63, 1,
791 db_scale_6bit),
7779f75f
KH
792
793CS4236_DOUBLE("DSP Playback Switch", 0,
794 CS4236_LEFT_DSP, CS4236_RIGHT_DSP, 7, 7, 1, 1),
4b28dca8
KH
795CS4236_DOUBLE_TLV("DSP Playback Volume", 0,
796 CS4236_LEFT_DSP, CS4236_RIGHT_DSP, 0, 0, 63, 1,
797 db_scale_6bit),
7779f75f
KH
798
799CS4236_DOUBLE("FM Playback Switch", 0,
800 CS4236_LEFT_FM, CS4236_RIGHT_FM, 7, 7, 1, 1),
4b28dca8
KH
801CS4236_DOUBLE_TLV("FM Playback Volume", 0,
802 CS4236_LEFT_FM, CS4236_RIGHT_FM, 0, 0, 63, 1,
803 db_scale_6bit),
7779f75f
KH
804
805CS4236_DOUBLE("Wavetable Playback Switch", 0,
806 CS4236_LEFT_WAVE, CS4236_RIGHT_WAVE, 7, 7, 1, 1),
4b28dca8
KH
807CS4236_DOUBLE_TLV("Wavetable Playback Volume", 0,
808 CS4236_LEFT_WAVE, CS4236_RIGHT_WAVE, 0, 0, 63, 1,
809 db_scale_6bit_12db_max),
7779f75f
KH
810
811WSS_DOUBLE("Synth Playback Switch", 0,
812 CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 7, 7, 1, 1),
4b28dca8
KH
813WSS_DOUBLE_TLV("Synth Volume", 0,
814 CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 0, 0, 31, 1,
815 db_scale_5bit_12db_max),
7779f75f
KH
816WSS_DOUBLE("Synth Capture Switch", 0,
817 CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 6, 6, 1, 1),
818WSS_DOUBLE("Synth Capture Bypass", 0,
819 CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 5, 5, 1, 1),
820
821CS4236_DOUBLE("Mic Playback Switch", 0,
822 CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 6, 6, 1, 1),
823CS4236_DOUBLE("Mic Capture Switch", 0,
824 CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 7, 7, 1, 1),
4b28dca8
KH
825CS4236_DOUBLE_TLV("Mic Volume", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC,
826 0, 0, 31, 1, db_scale_5bit_22db_max),
b753e03e 827CS4236_DOUBLE("Mic Playback Boost (+20dB)", 0,
7779f75f
KH
828 CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 5, 5, 1, 0),
829
830WSS_DOUBLE("Line Playback Switch", 0,
831 CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 7, 7, 1, 1),
4b28dca8
KH
832WSS_DOUBLE_TLV("Line Volume", 0,
833 CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 0, 0, 31, 1,
834 db_scale_5bit_12db_max),
7779f75f
KH
835WSS_DOUBLE("Line Capture Switch", 0,
836 CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 6, 6, 1, 1),
837WSS_DOUBLE("Line Capture Bypass", 0,
838 CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 5, 5, 1, 1),
839
840WSS_DOUBLE("CD Playback Switch", 0,
841 CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 7, 7, 1, 1),
4b28dca8
KH
842WSS_DOUBLE_TLV("CD Volume", 0,
843 CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 0, 0, 31, 1,
844 db_scale_5bit_12db_max),
7779f75f
KH
845WSS_DOUBLE("CD Capture Switch", 0,
846 CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 6, 6, 1, 1),
847
848CS4236_DOUBLE1("Mono Output Playback Switch", 0,
849 CS4231_MONO_CTRL, CS4236_RIGHT_MIX_CTRL, 6, 7, 1, 1),
b753e03e 850CS4236_DOUBLE1("Beep Playback Switch", 0,
7779f75f 851 CS4231_MONO_CTRL, CS4236_LEFT_MIX_CTRL, 7, 7, 1, 1),
4b28dca8
KH
852WSS_SINGLE_TLV("Beep Playback Volume", 0, CS4231_MONO_CTRL, 0, 15, 1,
853 db_scale_4bit),
b753e03e 854WSS_SINGLE("Beep Bypass Playback Switch", 0, CS4231_MONO_CTRL, 5, 1, 0),
7779f75f 855
4b28dca8
KH
856WSS_DOUBLE_TLV("Capture Volume", 0, CS4231_LEFT_INPUT, CS4231_RIGHT_INPUT,
857 0, 0, 15, 0, db_scale_rec_gain),
7779f75f
KH
858WSS_DOUBLE("Analog Loopback Capture Switch", 0,
859 CS4231_LEFT_INPUT, CS4231_RIGHT_INPUT, 7, 7, 1, 0),
860
4b28dca8
KH
861WSS_SINGLE("Loopback Digital Playback Switch", 0, CS4231_LOOPBACK, 0, 1, 0),
862CS4236_DOUBLE1_TLV("Loopback Digital Playback Volume", 0,
863 CS4231_LOOPBACK, CS4236_RIGHT_LOOPBACK, 2, 0, 63, 1,
864 db_scale_6bit),
1da177e4
LT
865};
866
4b28dca8
KH
867static const DECLARE_TLV_DB_SCALE(db_scale_5bit_6db_max, -5600, 200, 0);
868static const DECLARE_TLV_DB_SCALE(db_scale_2bit_16db_max, -2400, 800, 0);
869
ba2375a4 870static struct snd_kcontrol_new snd_cs4235_controls[] = {
1da177e4 871
b753e03e 872WSS_DOUBLE("Master Playback Switch", 0,
7779f75f 873 CS4235_LEFT_MASTER, CS4235_RIGHT_MASTER, 7, 7, 1, 1),
4b28dca8
KH
874WSS_DOUBLE_TLV("Master Playback Volume", 0,
875 CS4235_LEFT_MASTER, CS4235_RIGHT_MASTER, 0, 0, 31, 1,
876 db_scale_5bit_6db_max),
1da177e4 877
4b28dca8 878CS4235_OUTPUT_ACCU("Playback Volume", 0, db_scale_2bit_16db_max),
1da177e4 879
b753e03e 880WSS_DOUBLE("Synth Playback Switch", 1,
7779f75f 881 CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 7, 7, 1, 1),
b753e03e 882WSS_DOUBLE("Synth Capture Switch", 1,
7779f75f 883 CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 6, 6, 1, 1),
4b28dca8
KH
884WSS_DOUBLE_TLV("Synth Volume", 1,
885 CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 0, 0, 31, 1,
886 db_scale_5bit_12db_max),
1da177e4 887
4b28dca8
KH
888CS4236_DOUBLE_TLV("Capture Volume", 0,
889 CS4236_LEFT_MIX_CTRL, CS4236_RIGHT_MIX_CTRL, 5, 5, 3, 1,
890 db_scale_2bit),
1da177e4 891
b753e03e 892WSS_DOUBLE("PCM Playback Switch", 0,
7779f75f 893 CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 7, 7, 1, 1),
b753e03e
KH
894WSS_DOUBLE("PCM Capture Switch", 0,
895 CS4236_DAC_MUTE, CS4236_DAC_MUTE, 7, 6, 1, 1),
4b28dca8
KH
896WSS_DOUBLE_TLV("PCM Volume", 0,
897 CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 0, 0, 63, 1,
898 db_scale_6bit),
1da177e4
LT
899
900CS4236_DOUBLE("DSP Switch", 0, CS4236_LEFT_DSP, CS4236_RIGHT_DSP, 7, 7, 1, 1),
901
902CS4236_DOUBLE("FM Switch", 0, CS4236_LEFT_FM, CS4236_RIGHT_FM, 7, 7, 1, 1),
903
7779f75f
KH
904CS4236_DOUBLE("Wavetable Switch", 0,
905 CS4236_LEFT_WAVE, CS4236_RIGHT_WAVE, 7, 7, 1, 1),
1da177e4 906
7779f75f
KH
907CS4236_DOUBLE("Mic Capture Switch", 0,
908 CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 7, 7, 1, 1),
909CS4236_DOUBLE("Mic Playback Switch", 0,
910 CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 6, 6, 1, 1),
4b28dca8
KH
911CS4236_SINGLE_TLV("Mic Volume", 0, CS4236_LEFT_MIC, 0, 31, 1,
912 db_scale_5bit_22db_max),
b753e03e 913CS4236_SINGLE("Mic Boost (+20dB)", 0, CS4236_LEFT_MIC, 5, 1, 0),
1da177e4 914
b753e03e 915WSS_DOUBLE("Line Playback Switch", 0,
7779f75f 916 CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 7, 7, 1, 1),
b753e03e 917WSS_DOUBLE("Line Capture Switch", 0,
7779f75f 918 CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 6, 6, 1, 1),
4b28dca8
KH
919WSS_DOUBLE_TLV("Line Volume", 0,
920 CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 0, 0, 31, 1,
921 db_scale_5bit_12db_max),
7779f75f 922
b753e03e 923WSS_DOUBLE("CD Playback Switch", 1,
7779f75f 924 CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 7, 7, 1, 1),
b753e03e 925WSS_DOUBLE("CD Capture Switch", 1,
7779f75f 926 CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 6, 6, 1, 1),
4b28dca8
KH
927WSS_DOUBLE_TLV("CD Volume", 1,
928 CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 0, 0, 31, 1,
929 db_scale_5bit_12db_max),
7779f75f 930
b753e03e 931CS4236_DOUBLE1("Beep Playback Switch", 0,
7779f75f 932 CS4231_MONO_CTRL, CS4236_LEFT_MIX_CTRL, 7, 7, 1, 1),
b753e03e 933WSS_SINGLE("Beep Playback Volume", 0, CS4231_MONO_CTRL, 0, 15, 1),
7779f75f
KH
934
935WSS_DOUBLE("Analog Loopback Switch", 0,
936 CS4231_LEFT_INPUT, CS4231_RIGHT_INPUT, 7, 7, 1, 0),
1da177e4
LT
937};
938
939#define CS4236_IEC958_ENABLE(xname, xindex) \
940{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
941 .info = snd_cs4236_info_single, \
942 .get = snd_cs4236_get_iec958_switch, .put = snd_cs4236_put_iec958_switch, \
943 .private_value = 1 << 16 }
944
ba2375a4 945static int snd_cs4236_get_iec958_switch(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 946{
7779f75f 947 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
948 unsigned long flags;
949
950 spin_lock_irqsave(&chip->reg_lock, flags);
951 ucontrol->value.integer.value[0] = chip->image[CS4231_ALT_FEATURE_1] & 0x02 ? 1 : 0;
952#if 0
4c9f1d3e
TI
953 printk(KERN_DEBUG "get valid: ALT = 0x%x, C3 = 0x%x, C4 = 0x%x, "
954 "C5 = 0x%x, C6 = 0x%x, C8 = 0x%x\n",
7779f75f 955 snd_wss_in(chip, CS4231_ALT_FEATURE_1),
1da177e4
LT
956 snd_cs4236_ctrl_in(chip, 3),
957 snd_cs4236_ctrl_in(chip, 4),
958 snd_cs4236_ctrl_in(chip, 5),
959 snd_cs4236_ctrl_in(chip, 6),
960 snd_cs4236_ctrl_in(chip, 8));
961#endif
962 spin_unlock_irqrestore(&chip->reg_lock, flags);
963 return 0;
964}
965
ba2375a4 966static int snd_cs4236_put_iec958_switch(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 967{
7779f75f 968 struct snd_wss *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT
969 unsigned long flags;
970 int change;
971 unsigned short enable, val;
972
973 enable = ucontrol->value.integer.value[0] & 1;
974
8b7547f9 975 mutex_lock(&chip->mce_mutex);
7779f75f 976 snd_wss_mce_up(chip);
1da177e4
LT
977 spin_lock_irqsave(&chip->reg_lock, flags);
978 val = (chip->image[CS4231_ALT_FEATURE_1] & ~0x0e) | (0<<2) | (enable << 1);
979 change = val != chip->image[CS4231_ALT_FEATURE_1];
7779f75f 980 snd_wss_out(chip, CS4231_ALT_FEATURE_1, val);
1da177e4
LT
981 val = snd_cs4236_ctrl_in(chip, 4) | 0xc0;
982 snd_cs4236_ctrl_out(chip, 4, val);
983 udelay(100);
984 val &= ~0x40;
985 snd_cs4236_ctrl_out(chip, 4, val);
986 spin_unlock_irqrestore(&chip->reg_lock, flags);
7779f75f 987 snd_wss_mce_down(chip);
8b7547f9 988 mutex_unlock(&chip->mce_mutex);
1da177e4
LT
989
990#if 0
4c9f1d3e
TI
991 printk(KERN_DEBUG "set valid: ALT = 0x%x, C3 = 0x%x, C4 = 0x%x, "
992 "C5 = 0x%x, C6 = 0x%x, C8 = 0x%x\n",
7779f75f 993 snd_wss_in(chip, CS4231_ALT_FEATURE_1),
1da177e4
LT
994 snd_cs4236_ctrl_in(chip, 3),
995 snd_cs4236_ctrl_in(chip, 4),
996 snd_cs4236_ctrl_in(chip, 5),
997 snd_cs4236_ctrl_in(chip, 6),
998 snd_cs4236_ctrl_in(chip, 8));
999#endif
1000 return change;
1001}
1002
ba2375a4 1003static struct snd_kcontrol_new snd_cs4236_iec958_controls[] = {
1da177e4
LT
1004CS4236_IEC958_ENABLE("IEC958 Output Enable", 0),
1005CS4236_SINGLEC("IEC958 Output Validity", 0, 4, 4, 1, 0),
1006CS4236_SINGLEC("IEC958 Output User", 0, 4, 5, 1, 0),
1007CS4236_SINGLEC("IEC958 Output CSBR", 0, 4, 6, 1, 0),
1008CS4236_SINGLEC("IEC958 Output Channel Status Low", 0, 5, 1, 127, 0),
1009CS4236_SINGLEC("IEC958 Output Channel Status High", 0, 6, 0, 255, 0)
1010};
1011
ba2375a4 1012static struct snd_kcontrol_new snd_cs4236_3d_controls_cs4235[] = {
1da177e4
LT
1013CS4236_SINGLEC("3D Control - Switch", 0, 3, 4, 1, 0),
1014CS4236_SINGLEC("3D Control - Space", 0, 2, 4, 15, 1)
1015};
1016
ba2375a4 1017static struct snd_kcontrol_new snd_cs4236_3d_controls_cs4237[] = {
1da177e4
LT
1018CS4236_SINGLEC("3D Control - Switch", 0, 3, 7, 1, 0),
1019CS4236_SINGLEC("3D Control - Space", 0, 2, 4, 15, 1),
1020CS4236_SINGLEC("3D Control - Center", 0, 2, 0, 15, 1),
1021CS4236_SINGLEC("3D Control - Mono", 0, 3, 6, 1, 0),
1022CS4236_SINGLEC("3D Control - IEC958", 0, 3, 5, 1, 0)
1023};
1024
ba2375a4 1025static struct snd_kcontrol_new snd_cs4236_3d_controls_cs4238[] = {
1da177e4
LT
1026CS4236_SINGLEC("3D Control - Switch", 0, 3, 4, 1, 0),
1027CS4236_SINGLEC("3D Control - Space", 0, 2, 4, 15, 1),
1028CS4236_SINGLEC("3D Control - Volume", 0, 2, 0, 15, 1),
1029CS4236_SINGLEC("3D Control - IEC958", 0, 3, 5, 1, 0)
1030};
1031
7779f75f 1032int snd_cs4236_mixer(struct snd_wss *chip)
1da177e4 1033{
ba2375a4 1034 struct snd_card *card;
1da177e4
LT
1035 unsigned int idx, count;
1036 int err;
ba2375a4 1037 struct snd_kcontrol_new *kcontrol;
1da177e4 1038
622207dc
TI
1039 if (snd_BUG_ON(!chip || !chip->card))
1040 return -EINVAL;
1da177e4 1041 card = chip->card;
7779f75f 1042 strcpy(card->mixername, snd_wss_chip_id(chip));
1da177e4 1043
7779f75f
KH
1044 if (chip->hardware == WSS_HW_CS4235 ||
1045 chip->hardware == WSS_HW_CS4239) {
1da177e4
LT
1046 for (idx = 0; idx < ARRAY_SIZE(snd_cs4235_controls); idx++) {
1047 if ((err = snd_ctl_add(card, snd_ctl_new1(&snd_cs4235_controls[idx], chip))) < 0)
1048 return err;
1049 }
1050 } else {
1051 for (idx = 0; idx < ARRAY_SIZE(snd_cs4236_controls); idx++) {
1052 if ((err = snd_ctl_add(card, snd_ctl_new1(&snd_cs4236_controls[idx], chip))) < 0)
1053 return err;
1054 }
1055 }
1056 switch (chip->hardware) {
7779f75f
KH
1057 case WSS_HW_CS4235:
1058 case WSS_HW_CS4239:
1da177e4
LT
1059 count = ARRAY_SIZE(snd_cs4236_3d_controls_cs4235);
1060 kcontrol = snd_cs4236_3d_controls_cs4235;
1061 break;
7779f75f 1062 case WSS_HW_CS4237B:
1da177e4
LT
1063 count = ARRAY_SIZE(snd_cs4236_3d_controls_cs4237);
1064 kcontrol = snd_cs4236_3d_controls_cs4237;
1065 break;
7779f75f 1066 case WSS_HW_CS4238B:
1da177e4
LT
1067 count = ARRAY_SIZE(snd_cs4236_3d_controls_cs4238);
1068 kcontrol = snd_cs4236_3d_controls_cs4238;
1069 break;
1070 default:
1071 count = 0;
1072 kcontrol = NULL;
1073 }
1074 for (idx = 0; idx < count; idx++, kcontrol++) {
1075 if ((err = snd_ctl_add(card, snd_ctl_new1(kcontrol, chip))) < 0)
1076 return err;
1077 }
7779f75f
KH
1078 if (chip->hardware == WSS_HW_CS4237B ||
1079 chip->hardware == WSS_HW_CS4238B) {
1da177e4
LT
1080 for (idx = 0; idx < ARRAY_SIZE(snd_cs4236_iec958_controls); idx++) {
1081 if ((err = snd_ctl_add(card, snd_ctl_new1(&snd_cs4236_iec958_controls[idx], chip))) < 0)
1082 return err;
1083 }
1084 }
1085 return 0;
1086}