]> git.proxmox.com Git - mirror_ubuntu-kernels.git/blame - sound/pci/als4000.c
Merge branch 'work.init' of git://git.kernel.org/pub/scm/linux/kernel/git/viro/vfs
[mirror_ubuntu-kernels.git] / sound / pci / als4000.c
CommitLineData
1a59d1b8 1// SPDX-License-Identifier: GPL-2.0-or-later
1da177e4
LT
2/*
3 * card-als4000.c - driver for Avance Logic ALS4000 based soundcards.
4 * Copyright (C) 2000 by Bart Hartgers <bart@etpmod.phys.tue.nl>,
c1017a4c 5 * Jaroslav Kysela <perex@perex.cz>
cb780cdd 6 * Copyright (C) 2002, 2008 by Andreas Mohr <hw7oshyuv3001@sneakemail.com>
1da177e4
LT
7 *
8 * Framework borrowed from Massimo Piccioni's card-als100.c.
9 *
10 * NOTES
11 *
12 * Since Avance does not provide any meaningful documentation, and I
13 * bought an ALS4000 based soundcard, I was forced to base this driver
14 * on reverse engineering.
15 *
cb780cdd
AM
16 * Note: this is no longer true (thank you!):
17 * pretty verbose chip docu (ALS4000a.PDF) can be found on the ALSA web site.
18 * Page numbers stated anywhere below with the "SPECS_PAGE:" tag
19 * refer to: ALS4000a.PDF specs Ver 1.0, May 28th, 1998.
1da177e4
LT
20 *
21 * The ALS4000 seems to be the PCI-cousin of the ALS100. It contains an
22 * ALS100-like SB DSP/mixer, an OPL3 synth, a MPU401 and a gameport
23 * interface. These subsystems can be mapped into ISA io-port space,
24 * using the PCI-interface. In addition, the PCI-bit provides DMA and IRQ
25 * services to the subsystems.
26 *
27 * While ALS4000 is very similar to a SoundBlaster, the differences in
28 * DMA and capturing require more changes to the SoundBlaster than
29 * desirable, so I made this separate driver.
30 *
31 * The ALS4000 can do real full duplex playback/capture.
32 *
33 * FMDAC:
34 * - 0x4f -> port 0x14
35 * - port 0x15 |= 1
36 *
37 * Enable/disable 3D sound:
38 * - 0x50 -> port 0x14
39 * - change bit 6 (0x40) of port 0x15
40 *
41 * Set QSound:
42 * - 0xdb -> port 0x14
43 * - set port 0x15:
44 * 0x3e (mode 3), 0x3c (mode 2), 0x3a (mode 1), 0x38 (mode 0)
45 *
46 * Set KSound:
47 * - value -> some port 0x0c0d
48 *
ba7301c7 49 * ToDo:
c0874449 50 * - by default, don't enable legacy game and use PCI game I/O
ba7301c7 51 * - power management? (card can do voice wakeup according to datasheet!!)
1da177e4
LT
52 */
53
6cbbfe1c 54#include <linux/io.h>
1da177e4
LT
55#include <linux/init.h>
56#include <linux/pci.h>
1da177e4 57#include <linux/gameport.h>
65a77217 58#include <linux/module.h>
910638ae 59#include <linux/dma-mapping.h>
1da177e4
LT
60#include <sound/core.h>
61#include <sound/pcm.h>
62#include <sound/rawmidi.h>
63#include <sound/mpu401.h>
64#include <sound/opl3.h>
65#include <sound/sb.h>
66#include <sound/initval.h>
67
cb780cdd 68MODULE_AUTHOR("Bart Hartgers <bart@etpmod.phys.tue.nl>, Andreas Mohr");
1da177e4
LT
69MODULE_DESCRIPTION("Avance Logic ALS4000");
70MODULE_LICENSE("GPL");
1da177e4 71
b2fac073 72#if IS_REACHABLE(CONFIG_GAMEPORT)
1da177e4
LT
73#define SUPPORT_JOYSTICK 1
74#endif
75
76static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
77static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */
a67ff6a5 78static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; /* Enable this card */
1da177e4
LT
79#ifdef SUPPORT_JOYSTICK
80static int joystick_port[SNDRV_CARDS];
81#endif
82
83module_param_array(index, int, NULL, 0444);
84MODULE_PARM_DESC(index, "Index value for ALS4000 soundcard.");
85module_param_array(id, charp, NULL, 0444);
86MODULE_PARM_DESC(id, "ID string for ALS4000 soundcard.");
87module_param_array(enable, bool, NULL, 0444);
88MODULE_PARM_DESC(enable, "Enable ALS4000 soundcard.");
89#ifdef SUPPORT_JOYSTICK
6192c41f 90module_param_hw_array(joystick_port, int, ioport, NULL, 0444);
1da177e4
LT
91MODULE_PARM_DESC(joystick_port, "Joystick port address for ALS4000 soundcard. (0 = disabled)");
92#endif
93
17c39d9a 94struct snd_card_als4000 {
ba7301c7 95 /* most frequent access first */
c0874449 96 unsigned long iobase;
ba7301c7 97 struct pci_dev *pci;
70352914 98 struct snd_sb *chip;
1da177e4
LT
99#ifdef SUPPORT_JOYSTICK
100 struct gameport *gameport;
101#endif
17c39d9a 102};
1da177e4 103
9baa3c34 104static const struct pci_device_id snd_als4000_ids[] = {
1da177e4
LT
105 { 0x4005, 0x4000, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0, }, /* ALS4000 */
106 { 0, }
107};
108
109MODULE_DEVICE_TABLE(pci, snd_als4000_ids);
110
c0874449 111enum als4k_iobase_t {
cb780cdd 112 /* IOx: B == Byte, W = Word, D = DWord; SPECS_PAGE: 37 */
c0874449
AM
113 ALS4K_IOD_00_AC97_ACCESS = 0x00,
114 ALS4K_IOW_04_AC97_READ = 0x04,
115 ALS4K_IOB_06_AC97_STATUS = 0x06,
116 ALS4K_IOB_07_IRQSTATUS = 0x07,
117 ALS4K_IOD_08_GCR_DATA = 0x08,
118 ALS4K_IOB_0C_GCR_INDEX = 0x0c,
cb780cdd 119 ALS4K_IOB_0E_IRQTYPE_SB_CR1E_MPU = 0x0e,
c0874449
AM
120 ALS4K_IOB_10_ADLIB_ADDR0 = 0x10,
121 ALS4K_IOB_11_ADLIB_ADDR1 = 0x11,
122 ALS4K_IOB_12_ADLIB_ADDR2 = 0x12,
123 ALS4K_IOB_13_ADLIB_ADDR3 = 0x13,
124 ALS4K_IOB_14_MIXER_INDEX = 0x14,
125 ALS4K_IOB_15_MIXER_DATA = 0x15,
cb780cdd
AM
126 ALS4K_IOB_16_ESP_RESET = 0x16,
127 ALS4K_IOB_16_ACK_FOR_CR1E = 0x16, /* 2nd function */
c0874449
AM
128 ALS4K_IOB_18_OPL_ADDR0 = 0x18,
129 ALS4K_IOB_19_OPL_ADDR1 = 0x19,
130 ALS4K_IOB_1A_ESP_RD_DATA = 0x1a,
131 ALS4K_IOB_1C_ESP_CMD_DATA = 0x1c,
132 ALS4K_IOB_1C_ESP_WR_STATUS = 0x1c, /* 2nd function */
133 ALS4K_IOB_1E_ESP_RD_STATUS8 = 0x1e,
134 ALS4K_IOB_1F_ESP_RD_STATUS16 = 0x1f,
135 ALS4K_IOB_20_ESP_GAMEPORT_200 = 0x20,
136 ALS4K_IOB_21_ESP_GAMEPORT_201 = 0x21,
137 ALS4K_IOB_30_MIDI_DATA = 0x30,
138 ALS4K_IOB_31_MIDI_STATUS = 0x31,
139 ALS4K_IOB_31_MIDI_COMMAND = 0x31, /* 2nd function */
140};
141
cb780cdd
AM
142enum als4k_iobase_0e_t {
143 ALS4K_IOB_0E_MPU_IRQ = 0x10,
144 ALS4K_IOB_0E_CR1E_IRQ = 0x40,
145 ALS4K_IOB_0E_SB_DMA_IRQ = 0x80,
c0874449
AM
146};
147
cb780cdd
AM
148enum als4k_gcr_t { /* all registers 32bit wide; SPECS_PAGE: 38 to 42 */
149 ALS4K_GCR8C_MISC_CTRL = 0x8c,
150 ALS4K_GCR90_TEST_MODE_REG = 0x90,
151 ALS4K_GCR91_DMA0_ADDR = 0x91,
152 ALS4K_GCR92_DMA0_MODE_COUNT = 0x92,
153 ALS4K_GCR93_DMA1_ADDR = 0x93,
154 ALS4K_GCR94_DMA1_MODE_COUNT = 0x94,
155 ALS4K_GCR95_DMA3_ADDR = 0x95,
156 ALS4K_GCR96_DMA3_MODE_COUNT = 0x96,
157 ALS4K_GCR99_DMA_EMULATION_CTRL = 0x99,
158 ALS4K_GCRA0_FIFO1_CURRENT_ADDR = 0xa0,
159 ALS4K_GCRA1_FIFO1_STATUS_BYTECOUNT = 0xa1,
160 ALS4K_GCRA2_FIFO2_PCIADDR = 0xa2,
161 ALS4K_GCRA3_FIFO2_COUNT = 0xa3,
162 ALS4K_GCRA4_FIFO2_CURRENT_ADDR = 0xa4,
163 ALS4K_GCRA5_FIFO1_STATUS_BYTECOUNT = 0xa5,
164 ALS4K_GCRA6_PM_CTRL = 0xa6,
165 ALS4K_GCRA7_PCI_ACCESS_STORAGE = 0xa7,
166 ALS4K_GCRA8_LEGACY_CFG1 = 0xa8,
167 ALS4K_GCRA9_LEGACY_CFG2 = 0xa9,
168 ALS4K_GCRFF_DUMMY_SCRATCH = 0xff,
c0874449
AM
169};
170
cb780cdd
AM
171enum als4k_gcr8c_t {
172 ALS4K_GCR8C_IRQ_MASK_CTRL_ENABLE = 0x8000,
173 ALS4K_GCR8C_CHIP_REV_MASK = 0xf0000
174};
175
176static inline void snd_als4k_iobase_writeb(unsigned long iobase,
177 enum als4k_iobase_t reg,
178 u8 val)
1da177e4 179{
cb780cdd 180 outb(val, iobase + reg);
1da177e4
LT
181}
182
cb780cdd
AM
183static inline void snd_als4k_iobase_writel(unsigned long iobase,
184 enum als4k_iobase_t reg,
185 u32 val)
186{
187 outl(val, iobase + reg);
188}
189
190static inline u8 snd_als4k_iobase_readb(unsigned long iobase,
191 enum als4k_iobase_t reg)
192{
193 return inb(iobase + reg);
194}
195
196static inline u32 snd_als4k_iobase_readl(unsigned long iobase,
197 enum als4k_iobase_t reg)
198{
199 return inl(iobase + reg);
200}
201
202static inline void snd_als4k_gcr_write_addr(unsigned long iobase,
c0874449
AM
203 enum als4k_gcr_t reg,
204 u32 val)
1da177e4 205{
cb780cdd
AM
206 snd_als4k_iobase_writeb(iobase, ALS4K_IOB_0C_GCR_INDEX, reg);
207 snd_als4k_iobase_writel(iobase, ALS4K_IOD_08_GCR_DATA, val);
208}
209
210static inline void snd_als4k_gcr_write(struct snd_sb *sb,
211 enum als4k_gcr_t reg,
212 u32 val)
213{
214 snd_als4k_gcr_write_addr(sb->alt_port, reg, val);
1da177e4
LT
215}
216
cb780cdd 217static inline u32 snd_als4k_gcr_read_addr(unsigned long iobase,
c0874449 218 enum als4k_gcr_t reg)
1da177e4 219{
cb780cdd
AM
220 /* SPECS_PAGE: 37/38 */
221 snd_als4k_iobase_writeb(iobase, ALS4K_IOB_0C_GCR_INDEX, reg);
222 return snd_als4k_iobase_readl(iobase, ALS4K_IOD_08_GCR_DATA);
223}
224
225static inline u32 snd_als4k_gcr_read(struct snd_sb *sb, enum als4k_gcr_t reg)
226{
227 return snd_als4k_gcr_read_addr(sb->alt_port, reg);
228}
229
230enum als4k_cr_t { /* all registers 8bit wide; SPECS_PAGE: 20 to 23 */
231 ALS4K_CR0_SB_CONFIG = 0x00,
232 ALS4K_CR2_MISC_CONTROL = 0x02,
233 ALS4K_CR3_CONFIGURATION = 0x03,
234 ALS4K_CR17_FIFO_STATUS = 0x17,
235 ALS4K_CR18_ESP_MAJOR_VERSION = 0x18,
236 ALS4K_CR19_ESP_MINOR_VERSION = 0x19,
237 ALS4K_CR1A_MPU401_UART_MODE_CONTROL = 0x1a,
238 ALS4K_CR1C_FIFO2_BLOCK_LENGTH_LO = 0x1c,
239 ALS4K_CR1D_FIFO2_BLOCK_LENGTH_HI = 0x1d,
240 ALS4K_CR1E_FIFO2_CONTROL = 0x1e, /* secondary PCM FIFO (recording) */
241 ALS4K_CR3A_MISC_CONTROL = 0x3a,
242 ALS4K_CR3B_CRC32_BYTE0 = 0x3b, /* for testing, activate via CR3A */
243 ALS4K_CR3C_CRC32_BYTE1 = 0x3c,
244 ALS4K_CR3D_CRC32_BYTE2 = 0x3d,
245 ALS4K_CR3E_CRC32_BYTE3 = 0x3e,
246};
247
248enum als4k_cr0_t {
249 ALS4K_CR0_DMA_CONTIN_MODE_CTRL = 0x02, /* IRQ/FIFO controlled for 0/1 */
250 ALS4K_CR0_DMA_90H_MODE_CTRL = 0x04, /* IRQ/FIFO controlled for 0/1 */
251 ALS4K_CR0_MX80_81_REG_WRITE_ENABLE = 0x80,
252};
253
254static inline void snd_als4_cr_write(struct snd_sb *chip,
255 enum als4k_cr_t reg,
256 u8 data)
257{
258 /* Control Register is reg | 0xc0 (bit 7, 6 set) on sbmixer_index
259 * NOTE: assumes chip->mixer_lock to be locked externally already!
260 * SPECS_PAGE: 6 */
261 snd_sbmixer_write(chip, reg | 0xc0, data);
1da177e4
LT
262}
263
cb780cdd
AM
264static inline u8 snd_als4_cr_read(struct snd_sb *chip,
265 enum als4k_cr_t reg)
1da177e4 266{
cb780cdd
AM
267 /* NOTE: assumes chip->mixer_lock to be locked externally already! */
268 return snd_sbmixer_read(chip, reg | 0xc0);
1da177e4
LT
269}
270
cb780cdd
AM
271
272
17c39d9a 273static void snd_als4000_set_rate(struct snd_sb *chip, unsigned int rate)
1da177e4
LT
274{
275 if (!(chip->mode & SB_RATE_LOCK)) {
276 snd_sbdsp_command(chip, SB_DSP_SAMPLE_RATE_OUT);
277 snd_sbdsp_command(chip, rate>>8);
278 snd_sbdsp_command(chip, rate);
279 }
280}
281
17c39d9a
TI
282static inline void snd_als4000_set_capture_dma(struct snd_sb *chip,
283 dma_addr_t addr, unsigned size)
1da177e4 284{
cb780cdd
AM
285 /* SPECS_PAGE: 40 */
286 snd_als4k_gcr_write(chip, ALS4K_GCRA2_FIFO2_PCIADDR, addr);
287 snd_als4k_gcr_write(chip, ALS4K_GCRA3_FIFO2_COUNT, (size-1));
1da177e4
LT
288}
289
17c39d9a 290static inline void snd_als4000_set_playback_dma(struct snd_sb *chip,
c0874449
AM
291 dma_addr_t addr,
292 unsigned size)
1da177e4 293{
cb780cdd
AM
294 /* SPECS_PAGE: 38 */
295 snd_als4k_gcr_write(chip, ALS4K_GCR91_DMA0_ADDR, addr);
296 snd_als4k_gcr_write(chip, ALS4K_GCR92_DMA0_MODE_COUNT,
c0874449 297 (size-1)|0x180000);
1da177e4
LT
298}
299
300#define ALS4000_FORMAT_SIGNED (1<<0)
301#define ALS4000_FORMAT_16BIT (1<<1)
302#define ALS4000_FORMAT_STEREO (1<<2)
303
17c39d9a 304static int snd_als4000_get_format(struct snd_pcm_runtime *runtime)
1da177e4
LT
305{
306 int result;
307
308 result = 0;
309 if (snd_pcm_format_signed(runtime->format))
310 result |= ALS4000_FORMAT_SIGNED;
311 if (snd_pcm_format_physical_width(runtime->format) == 16)
312 result |= ALS4000_FORMAT_16BIT;
313 if (runtime->channels > 1)
314 result |= ALS4000_FORMAT_STEREO;
315 return result;
316}
317
318/* structure for setting up playback */
ba7301c7 319static const struct {
1da177e4
LT
320 unsigned char dsp_cmd, dma_on, dma_off, format;
321} playback_cmd_vals[]={
322/* ALS4000_FORMAT_U8_MONO */
323{ SB_DSP4_OUT8_AI, SB_DSP_DMA8_ON, SB_DSP_DMA8_OFF, SB_DSP4_MODE_UNS_MONO },
324/* ALS4000_FORMAT_S8_MONO */
325{ SB_DSP4_OUT8_AI, SB_DSP_DMA8_ON, SB_DSP_DMA8_OFF, SB_DSP4_MODE_SIGN_MONO },
326/* ALS4000_FORMAT_U16L_MONO */
327{ SB_DSP4_OUT16_AI, SB_DSP_DMA16_ON, SB_DSP_DMA16_OFF, SB_DSP4_MODE_UNS_MONO },
328/* ALS4000_FORMAT_S16L_MONO */
329{ SB_DSP4_OUT16_AI, SB_DSP_DMA16_ON, SB_DSP_DMA16_OFF, SB_DSP4_MODE_SIGN_MONO },
330/* ALS4000_FORMAT_U8_STEREO */
331{ SB_DSP4_OUT8_AI, SB_DSP_DMA8_ON, SB_DSP_DMA8_OFF, SB_DSP4_MODE_UNS_STEREO },
332/* ALS4000_FORMAT_S8_STEREO */
333{ SB_DSP4_OUT8_AI, SB_DSP_DMA8_ON, SB_DSP_DMA8_OFF, SB_DSP4_MODE_SIGN_STEREO },
334/* ALS4000_FORMAT_U16L_STEREO */
335{ SB_DSP4_OUT16_AI, SB_DSP_DMA16_ON, SB_DSP_DMA16_OFF, SB_DSP4_MODE_UNS_STEREO },
336/* ALS4000_FORMAT_S16L_STEREO */
337{ SB_DSP4_OUT16_AI, SB_DSP_DMA16_ON, SB_DSP_DMA16_OFF, SB_DSP4_MODE_SIGN_STEREO },
338};
339#define playback_cmd(chip) (playback_cmd_vals[(chip)->playback_format])
340
341/* structure for setting up capture */
342enum { CMD_WIDTH8=0x04, CMD_SIGNED=0x10, CMD_MONO=0x80, CMD_STEREO=0xA0 };
ba7301c7 343static const unsigned char capture_cmd_vals[]=
1da177e4
LT
344{
345CMD_WIDTH8|CMD_MONO, /* ALS4000_FORMAT_U8_MONO */
346CMD_WIDTH8|CMD_SIGNED|CMD_MONO, /* ALS4000_FORMAT_S8_MONO */
347CMD_MONO, /* ALS4000_FORMAT_U16L_MONO */
348CMD_SIGNED|CMD_MONO, /* ALS4000_FORMAT_S16L_MONO */
349CMD_WIDTH8|CMD_STEREO, /* ALS4000_FORMAT_U8_STEREO */
350CMD_WIDTH8|CMD_SIGNED|CMD_STEREO, /* ALS4000_FORMAT_S8_STEREO */
351CMD_STEREO, /* ALS4000_FORMAT_U16L_STEREO */
352CMD_SIGNED|CMD_STEREO, /* ALS4000_FORMAT_S16L_STEREO */
353};
354#define capture_cmd(chip) (capture_cmd_vals[(chip)->capture_format])
355
17c39d9a 356static int snd_als4000_capture_prepare(struct snd_pcm_substream *substream)
1da177e4 357{
17c39d9a
TI
358 struct snd_sb *chip = snd_pcm_substream_chip(substream);
359 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT
360 unsigned long size;
361 unsigned count;
362
363 chip->capture_format = snd_als4000_get_format(runtime);
364
365 size = snd_pcm_lib_buffer_bytes(substream);
366 count = snd_pcm_lib_period_bytes(substream);
367
368 if (chip->capture_format & ALS4000_FORMAT_16BIT)
cb780cdd 369 count >>= 1;
1da177e4
LT
370 count--;
371
17c39d9a 372 spin_lock_irq(&chip->reg_lock);
1da177e4
LT
373 snd_als4000_set_rate(chip, runtime->rate);
374 snd_als4000_set_capture_dma(chip, runtime->dma_addr, size);
17c39d9a
TI
375 spin_unlock_irq(&chip->reg_lock);
376 spin_lock_irq(&chip->mixer_lock);
cb780cdd
AM
377 snd_als4_cr_write(chip, ALS4K_CR1C_FIFO2_BLOCK_LENGTH_LO, count & 0xff);
378 snd_als4_cr_write(chip, ALS4K_CR1D_FIFO2_BLOCK_LENGTH_HI, count >> 8);
17c39d9a 379 spin_unlock_irq(&chip->mixer_lock);
1da177e4
LT
380 return 0;
381}
382
17c39d9a 383static int snd_als4000_playback_prepare(struct snd_pcm_substream *substream)
1da177e4 384{
17c39d9a
TI
385 struct snd_sb *chip = snd_pcm_substream_chip(substream);
386 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT
387 unsigned long size;
388 unsigned count;
389
390 chip->playback_format = snd_als4000_get_format(runtime);
391
392 size = snd_pcm_lib_buffer_bytes(substream);
393 count = snd_pcm_lib_period_bytes(substream);
394
395 if (chip->playback_format & ALS4000_FORMAT_16BIT)
cb780cdd 396 count >>= 1;
1da177e4
LT
397 count--;
398
399 /* FIXME: from second playback on, there's a lot more clicks and pops
400 * involved here than on first playback. Fiddling with
401 * tons of different settings didn't help (DMA, speaker on/off,
402 * reordering, ...). Something seems to get enabled on playback
403 * that I haven't found out how to disable again, which then causes
404 * the switching pops to reach the speakers the next time here. */
17c39d9a 405 spin_lock_irq(&chip->reg_lock);
1da177e4
LT
406 snd_als4000_set_rate(chip, runtime->rate);
407 snd_als4000_set_playback_dma(chip, runtime->dma_addr, size);
408
409 /* SPEAKER_ON not needed, since dma_on seems to also enable speaker */
410 /* snd_sbdsp_command(chip, SB_DSP_SPEAKER_ON); */
411 snd_sbdsp_command(chip, playback_cmd(chip).dsp_cmd);
412 snd_sbdsp_command(chip, playback_cmd(chip).format);
cb780cdd
AM
413 snd_sbdsp_command(chip, count & 0xff);
414 snd_sbdsp_command(chip, count >> 8);
1da177e4 415 snd_sbdsp_command(chip, playback_cmd(chip).dma_off);
17c39d9a 416 spin_unlock_irq(&chip->reg_lock);
1da177e4
LT
417
418 return 0;
419}
420
17c39d9a 421static int snd_als4000_capture_trigger(struct snd_pcm_substream *substream, int cmd)
1da177e4 422{
17c39d9a 423 struct snd_sb *chip = snd_pcm_substream_chip(substream);
1da177e4
LT
424 int result = 0;
425
c0874449
AM
426 /* FIXME race condition in here!!!
427 chip->mode non-atomic update gets consistently protected
428 by reg_lock always, _except_ for this place!!
429 Probably need to take reg_lock as outer (or inner??) lock, too.
430 (or serialize both lock operations? probably not, though... - racy?)
431 */
1da177e4 432 spin_lock(&chip->mixer_lock);
70352914
TI
433 switch (cmd) {
434 case SNDRV_PCM_TRIGGER_START:
435 case SNDRV_PCM_TRIGGER_RESUME:
1da177e4 436 chip->mode |= SB_RATE_LOCK_CAPTURE;
cb780cdd
AM
437 snd_als4_cr_write(chip, ALS4K_CR1E_FIFO2_CONTROL,
438 capture_cmd(chip));
70352914
TI
439 break;
440 case SNDRV_PCM_TRIGGER_STOP:
441 case SNDRV_PCM_TRIGGER_SUSPEND:
1da177e4 442 chip->mode &= ~SB_RATE_LOCK_CAPTURE;
cb780cdd
AM
443 snd_als4_cr_write(chip, ALS4K_CR1E_FIFO2_CONTROL,
444 capture_cmd(chip));
70352914
TI
445 break;
446 default:
1da177e4 447 result = -EINVAL;
70352914 448 break;
1da177e4
LT
449 }
450 spin_unlock(&chip->mixer_lock);
451 return result;
452}
453
17c39d9a 454static int snd_als4000_playback_trigger(struct snd_pcm_substream *substream, int cmd)
1da177e4 455{
17c39d9a 456 struct snd_sb *chip = snd_pcm_substream_chip(substream);
1da177e4
LT
457 int result = 0;
458
459 spin_lock(&chip->reg_lock);
70352914
TI
460 switch (cmd) {
461 case SNDRV_PCM_TRIGGER_START:
462 case SNDRV_PCM_TRIGGER_RESUME:
1da177e4
LT
463 chip->mode |= SB_RATE_LOCK_PLAYBACK;
464 snd_sbdsp_command(chip, playback_cmd(chip).dma_on);
70352914
TI
465 break;
466 case SNDRV_PCM_TRIGGER_STOP:
467 case SNDRV_PCM_TRIGGER_SUSPEND:
1da177e4
LT
468 snd_sbdsp_command(chip, playback_cmd(chip).dma_off);
469 chip->mode &= ~SB_RATE_LOCK_PLAYBACK;
70352914
TI
470 break;
471 default:
1da177e4 472 result = -EINVAL;
70352914 473 break;
1da177e4
LT
474 }
475 spin_unlock(&chip->reg_lock);
476 return result;
477}
478
17c39d9a 479static snd_pcm_uframes_t snd_als4000_capture_pointer(struct snd_pcm_substream *substream)
1da177e4 480{
17c39d9a 481 struct snd_sb *chip = snd_pcm_substream_chip(substream);
1da177e4
LT
482 unsigned int result;
483
484 spin_lock(&chip->reg_lock);
cb780cdd 485 result = snd_als4k_gcr_read(chip, ALS4K_GCRA4_FIFO2_CURRENT_ADDR);
1da177e4 486 spin_unlock(&chip->reg_lock);
cb780cdd 487 result &= 0xffff;
1da177e4
LT
488 return bytes_to_frames( substream->runtime, result );
489}
490
17c39d9a 491static snd_pcm_uframes_t snd_als4000_playback_pointer(struct snd_pcm_substream *substream)
1da177e4 492{
17c39d9a 493 struct snd_sb *chip = snd_pcm_substream_chip(substream);
1da177e4
LT
494 unsigned result;
495
496 spin_lock(&chip->reg_lock);
cb780cdd 497 result = snd_als4k_gcr_read(chip, ALS4K_GCRA0_FIFO1_CURRENT_ADDR);
1da177e4 498 spin_unlock(&chip->reg_lock);
cb780cdd 499 result &= 0xffff;
1da177e4
LT
500 return bytes_to_frames( substream->runtime, result );
501}
502
ba7301c7
AM
503/* FIXME: this IRQ routine doesn't really support IRQ sharing (we always
504 * return IRQ_HANDLED no matter whether we actually had an IRQ flag or not).
505 * ALS4000a.PDF writes that while ACKing IRQ in PCI block will *not* ACK
506 * the IRQ in the SB core, ACKing IRQ in SB block *will* ACK the PCI IRQ
cb780cdd 507 * register (alt_port + ALS4K_IOB_0E_IRQTYPE_SB_CR1E_MPU). Probably something
c0874449 508 * could be optimized here to query/write one register only...
ba7301c7
AM
509 * And even if both registers need to be queried, then there's still the
510 * question of whether it's actually correct to ACK PCI IRQ before reading
511 * SB IRQ like we do now, since ALS4000a.PDF mentions that PCI IRQ will *clear*
512 * SB IRQ status.
cb780cdd 513 * (hmm, SPECS_PAGE: 38 mentions it the other way around!)
ba7301c7
AM
514 * And do we *really* need the lock here for *reading* SB_DSP4_IRQSTATUS??
515 * */
7d12e780 516static irqreturn_t snd_als4000_interrupt(int irq, void *dev_id)
1da177e4 517{
17c39d9a 518 struct snd_sb *chip = dev_id;
cb780cdd
AM
519 unsigned pci_irqstatus;
520 unsigned sb_irqstatus;
521
522 /* find out which bit of the ALS4000 PCI block produced the interrupt,
523 SPECS_PAGE: 38, 5 */
524 pci_irqstatus = snd_als4k_iobase_readb(chip->alt_port,
525 ALS4K_IOB_0E_IRQTYPE_SB_CR1E_MPU);
526 if ((pci_irqstatus & ALS4K_IOB_0E_SB_DMA_IRQ)
527 && (chip->playback_substream)) /* playback */
1da177e4 528 snd_pcm_period_elapsed(chip->playback_substream);
cb780cdd
AM
529 if ((pci_irqstatus & ALS4K_IOB_0E_CR1E_IRQ)
530 && (chip->capture_substream)) /* capturing */
1da177e4 531 snd_pcm_period_elapsed(chip->capture_substream);
cb780cdd
AM
532 if ((pci_irqstatus & ALS4K_IOB_0E_MPU_IRQ)
533 && (chip->rmidi)) /* MPU401 interrupt */
7d12e780 534 snd_mpu401_uart_interrupt(irq, chip->rmidi->private_data);
cb780cdd
AM
535 /* ACK the PCI block IRQ */
536 snd_als4k_iobase_writeb(chip->alt_port,
537 ALS4K_IOB_0E_IRQTYPE_SB_CR1E_MPU, pci_irqstatus);
1da177e4
LT
538
539 spin_lock(&chip->mixer_lock);
cb780cdd
AM
540 /* SPECS_PAGE: 20 */
541 sb_irqstatus = snd_sbmixer_read(chip, SB_DSP4_IRQSTATUS);
1da177e4
LT
542 spin_unlock(&chip->mixer_lock);
543
cb780cdd 544 if (sb_irqstatus & SB_IRQTYPE_8BIT)
1da177e4 545 snd_sb_ack_8bit(chip);
cb780cdd 546 if (sb_irqstatus & SB_IRQTYPE_16BIT)
1da177e4 547 snd_sb_ack_16bit(chip);
cb780cdd 548 if (sb_irqstatus & SB_IRQTYPE_MPUIN)
1da177e4 549 inb(chip->mpu_port);
cb780cdd
AM
550 if (sb_irqstatus & ALS4K_IRQTYPE_CR1E_DMA)
551 snd_als4k_iobase_readb(chip->alt_port,
552 ALS4K_IOB_16_ACK_FOR_CR1E);
553
d85d878e 554 /* dev_dbg(chip->card->dev, "als4000: irq 0x%04x 0x%04x\n",
cb780cdd
AM
555 pci_irqstatus, sb_irqstatus); */
556
557 /* only ack the things we actually handled above */
558 return IRQ_RETVAL(
559 (pci_irqstatus & (ALS4K_IOB_0E_SB_DMA_IRQ|ALS4K_IOB_0E_CR1E_IRQ|
560 ALS4K_IOB_0E_MPU_IRQ))
561 || (sb_irqstatus & (SB_IRQTYPE_8BIT|SB_IRQTYPE_16BIT|
562 SB_IRQTYPE_MPUIN|ALS4K_IRQTYPE_CR1E_DMA))
563 );
1da177e4
LT
564}
565
566/*****************************************************************/
567
dee49895 568static const struct snd_pcm_hardware snd_als4000_playback =
1da177e4
LT
569{
570 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
571 SNDRV_PCM_INFO_MMAP_VALID),
572 .formats = SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_U8 |
573 SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_U16_LE, /* formats */
574 .rates = SNDRV_PCM_RATE_CONTINUOUS | SNDRV_PCM_RATE_8000_48000,
575 .rate_min = 4000,
576 .rate_max = 48000,
577 .channels_min = 1,
578 .channels_max = 2,
579 .buffer_bytes_max = 65536,
580 .period_bytes_min = 64,
581 .period_bytes_max = 65536,
582 .periods_min = 1,
583 .periods_max = 1024,
584 .fifo_size = 0
585};
586
dee49895 587static const struct snd_pcm_hardware snd_als4000_capture =
1da177e4
LT
588{
589 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
590 SNDRV_PCM_INFO_MMAP_VALID),
591 .formats = SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_U8 |
592 SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_U16_LE, /* formats */
593 .rates = SNDRV_PCM_RATE_CONTINUOUS | SNDRV_PCM_RATE_8000_48000,
594 .rate_min = 4000,
595 .rate_max = 48000,
596 .channels_min = 1,
597 .channels_max = 2,
598 .buffer_bytes_max = 65536,
599 .period_bytes_min = 64,
600 .period_bytes_max = 65536,
601 .periods_min = 1,
602 .periods_max = 1024,
603 .fifo_size = 0
604};
605
606/*****************************************************************/
607
17c39d9a 608static int snd_als4000_playback_open(struct snd_pcm_substream *substream)
1da177e4 609{
17c39d9a
TI
610 struct snd_sb *chip = snd_pcm_substream_chip(substream);
611 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT
612
613 chip->playback_substream = substream;
614 runtime->hw = snd_als4000_playback;
615 return 0;
616}
617
17c39d9a 618static int snd_als4000_playback_close(struct snd_pcm_substream *substream)
1da177e4 619{
17c39d9a 620 struct snd_sb *chip = snd_pcm_substream_chip(substream);
1da177e4
LT
621
622 chip->playback_substream = NULL;
1da177e4
LT
623 return 0;
624}
625
17c39d9a 626static int snd_als4000_capture_open(struct snd_pcm_substream *substream)
1da177e4 627{
17c39d9a
TI
628 struct snd_sb *chip = snd_pcm_substream_chip(substream);
629 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT
630
631 chip->capture_substream = substream;
632 runtime->hw = snd_als4000_capture;
633 return 0;
634}
635
17c39d9a 636static int snd_als4000_capture_close(struct snd_pcm_substream *substream)
1da177e4 637{
17c39d9a 638 struct snd_sb *chip = snd_pcm_substream_chip(substream);
1da177e4
LT
639
640 chip->capture_substream = NULL;
1da177e4
LT
641 return 0;
642}
643
644/******************************************************************/
645
6769e988 646static const struct snd_pcm_ops snd_als4000_playback_ops = {
1da177e4
LT
647 .open = snd_als4000_playback_open,
648 .close = snd_als4000_playback_close,
1da177e4
LT
649 .prepare = snd_als4000_playback_prepare,
650 .trigger = snd_als4000_playback_trigger,
651 .pointer = snd_als4000_playback_pointer
652};
653
6769e988 654static const struct snd_pcm_ops snd_als4000_capture_ops = {
1da177e4
LT
655 .open = snd_als4000_capture_open,
656 .close = snd_als4000_capture_close,
1da177e4
LT
657 .prepare = snd_als4000_capture_prepare,
658 .trigger = snd_als4000_capture_trigger,
659 .pointer = snd_als4000_capture_pointer
660};
661
e23e7a14 662static int snd_als4000_pcm(struct snd_sb *chip, int device)
1da177e4 663{
17c39d9a 664 struct snd_pcm *pcm;
1da177e4
LT
665 int err;
666
cb780cdd
AM
667 err = snd_pcm_new(chip->card, "ALS4000 DSP", device, 1, 1, &pcm);
668 if (err < 0)
1da177e4 669 return err;
1da177e4
LT
670 pcm->private_data = chip;
671 pcm->info_flags = SNDRV_PCM_INFO_JOINT_DUPLEX;
672 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_als4000_playback_ops);
673 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_als4000_capture_ops);
674
96bcfde1
TI
675 snd_pcm_set_managed_buffer_all(pcm, SNDRV_DMA_TYPE_DEV,
676 &chip->pci->dev, 64*1024, 64*1024);
1da177e4
LT
677
678 chip->pcm = pcm;
679
680 return 0;
681}
682
683/******************************************************************/
684
c0874449
AM
685static void snd_als4000_set_addr(unsigned long iobase,
686 unsigned int sb_io,
687 unsigned int mpu_io,
688 unsigned int opl_io,
689 unsigned int game_io)
1da177e4 690{
c0874449
AM
691 u32 cfg1 = 0;
692 u32 cfg2 = 0;
1da177e4 693
c0874449
AM
694 if (mpu_io > 0)
695 cfg2 |= (mpu_io | 1) << 16;
696 if (sb_io > 0)
697 cfg2 |= (sb_io | 1);
698 if (game_io > 0)
699 cfg1 |= (game_io | 1) << 16;
700 if (opl_io > 0)
701 cfg1 |= (opl_io | 1);
cb780cdd
AM
702 snd_als4k_gcr_write_addr(iobase, ALS4K_GCRA8_LEGACY_CFG1, cfg1);
703 snd_als4k_gcr_write_addr(iobase, ALS4K_GCRA9_LEGACY_CFG2, cfg2);
1da177e4
LT
704}
705
70352914 706static void snd_als4000_configure(struct snd_sb *chip)
1da177e4 707{
cb780cdd 708 u8 tmp;
1da177e4
LT
709 int i;
710
711 /* do some more configuration */
712 spin_lock_irq(&chip->mixer_lock);
cb780cdd
AM
713 tmp = snd_als4_cr_read(chip, ALS4K_CR0_SB_CONFIG);
714 snd_als4_cr_write(chip, ALS4K_CR0_SB_CONFIG,
715 tmp|ALS4K_CR0_MX80_81_REG_WRITE_ENABLE);
716 /* always select DMA channel 0, since we do not actually use DMA
717 * SPECS_PAGE: 19/20 */
1da177e4 718 snd_sbmixer_write(chip, SB_DSP4_DMASETUP, SB_DMASETUP_DMA0);
cb780cdd
AM
719 snd_als4_cr_write(chip, ALS4K_CR0_SB_CONFIG,
720 tmp & ~ALS4K_CR0_MX80_81_REG_WRITE_ENABLE);
1da177e4
LT
721 spin_unlock_irq(&chip->mixer_lock);
722
723 spin_lock_irq(&chip->reg_lock);
c0874449 724 /* enable interrupts */
cb780cdd
AM
725 snd_als4k_gcr_write(chip, ALS4K_GCR8C_MISC_CTRL,
726 ALS4K_GCR8C_IRQ_MASK_CTRL_ENABLE);
c0874449 727
cb780cdd
AM
728 /* SPECS_PAGE: 39 */
729 for (i = ALS4K_GCR91_DMA0_ADDR; i <= ALS4K_GCR96_DMA3_MODE_COUNT; ++i)
730 snd_als4k_gcr_write(chip, i, 0);
b9619230 731 /* enable burst mode to prevent dropouts during high PCI bus usage */
cb780cdd 732 snd_als4k_gcr_write(chip, ALS4K_GCR99_DMA_EMULATION_CTRL,
c4685849 733 (snd_als4k_gcr_read(chip, ALS4K_GCR99_DMA_EMULATION_CTRL) & ~0x07) | 0x04);
1da177e4
LT
734 spin_unlock_irq(&chip->reg_lock);
735}
736
737#ifdef SUPPORT_JOYSTICK
e23e7a14 738static int snd_als4000_create_gameport(struct snd_card_als4000 *acard, int dev)
1da177e4
LT
739{
740 struct gameport *gp;
741 struct resource *r;
742 int io_port;
743
744 if (joystick_port[dev] == 0)
745 return -ENODEV;
746
747 if (joystick_port[dev] == 1) { /* auto-detect */
748 for (io_port = 0x200; io_port <= 0x218; io_port += 8) {
0e175f66
TI
749 r = devm_request_region(&acard->pci->dev, io_port, 8,
750 "ALS4000 gameport");
1da177e4
LT
751 if (r)
752 break;
753 }
754 } else {
755 io_port = joystick_port[dev];
0e175f66
TI
756 r = devm_request_region(&acard->pci->dev, io_port, 8,
757 "ALS4000 gameport");
1da177e4
LT
758 }
759
760 if (!r) {
d85d878e 761 dev_warn(&acard->pci->dev, "cannot reserve joystick ports\n");
1da177e4
LT
762 return -EBUSY;
763 }
764
765 acard->gameport = gp = gameport_allocate_port();
766 if (!gp) {
d85d878e 767 dev_err(&acard->pci->dev, "cannot allocate memory for gameport\n");
1da177e4
LT
768 return -ENOMEM;
769 }
770
771 gameport_set_name(gp, "ALS4000 Gameport");
772 gameport_set_phys(gp, "pci%s/gameport0", pci_name(acard->pci));
773 gameport_set_dev_parent(gp, &acard->pci->dev);
774 gp->io = io_port;
1da177e4
LT
775
776 /* Enable legacy joystick port */
c0874449 777 snd_als4000_set_addr(acard->iobase, 0, 0, 0, 1);
1da177e4
LT
778
779 gameport_register_port(acard->gameport);
780
781 return 0;
782}
783
17c39d9a 784static void snd_als4000_free_gameport(struct snd_card_als4000 *acard)
1da177e4
LT
785{
786 if (acard->gameport) {
1da177e4
LT
787 gameport_unregister_port(acard->gameport);
788 acard->gameport = NULL;
789
c0874449
AM
790 /* disable joystick */
791 snd_als4000_set_addr(acard->iobase, 0, 0, 0, 0);
1da177e4
LT
792 }
793}
794#else
17c39d9a
TI
795static inline int snd_als4000_create_gameport(struct snd_card_als4000 *acard, int dev) { return -ENOSYS; }
796static inline void snd_als4000_free_gameport(struct snd_card_als4000 *acard) { }
1da177e4
LT
797#endif
798
17c39d9a 799static void snd_card_als4000_free( struct snd_card *card )
1da177e4 800{
c0874449 801 struct snd_card_als4000 *acard = card->private_data;
1da177e4
LT
802
803 /* make sure that interrupts are disabled */
cb780cdd 804 snd_als4k_gcr_write_addr(acard->iobase, ALS4K_GCR8C_MISC_CTRL, 0);
1da177e4
LT
805 /* free resources */
806 snd_als4000_free_gameport(acard);
1da177e4
LT
807}
808
e23e7a14
BP
809static int snd_card_als4000_probe(struct pci_dev *pci,
810 const struct pci_device_id *pci_id)
1da177e4
LT
811{
812 static int dev;
17c39d9a
TI
813 struct snd_card *card;
814 struct snd_card_als4000 *acard;
c0874449 815 unsigned long iobase;
17c39d9a
TI
816 struct snd_sb *chip;
817 struct snd_opl3 *opl3;
1da177e4
LT
818 unsigned short word;
819 int err;
820
821 if (dev >= SNDRV_CARDS)
822 return -ENODEV;
823 if (!enable[dev]) {
824 dev++;
825 return -ENOENT;
826 }
827
828 /* enable PCI device */
0e175f66 829 err = pcim_enable_device(pci);
61ea06e8 830 if (err < 0)
1da177e4 831 return err;
61ea06e8 832
1da177e4 833 /* check, if we can restrict PCI DMA transfers to 24 bits */
669f65ea 834 if (dma_set_mask_and_coherent(&pci->dev, DMA_BIT_MASK(24))) {
d85d878e 835 dev_err(&pci->dev, "architecture does not support 24bit PCI busmaster DMA\n");
1da177e4
LT
836 return -ENXIO;
837 }
838
61ea06e8 839 err = pci_request_regions(pci, "ALS4000");
0e175f66 840 if (err < 0)
1da177e4 841 return err;
c0874449 842 iobase = pci_resource_start(pci, 0);
1da177e4
LT
843
844 pci_read_config_word(pci, PCI_COMMAND, &word);
845 pci_write_config_word(pci, PCI_COMMAND, word | PCI_COMMAND_IO);
846 pci_set_master(pci);
847
0e175f66
TI
848 err = snd_devm_card_new(&pci->dev, index[dev], id[dev], THIS_MODULE,
849 sizeof(*acard) /* private_data: acard */,
850 &card);
851 if (err < 0)
e58de7ba 852 return err;
1da177e4 853
c0874449 854 acard = card->private_data;
1da177e4 855 acard->pci = pci;
c0874449 856 acard->iobase = iobase;
1da177e4
LT
857 card->private_free = snd_card_als4000_free;
858
859 /* disable all legacy ISA stuff */
c0874449 860 snd_als4000_set_addr(acard->iobase, 0, 0, 0, 0);
1da177e4 861
61ea06e8
TI
862 err = snd_sbdsp_create(card,
863 iobase + ALS4K_IOB_10_ADLIB_ADDR0,
864 pci->irq,
cb780cdd 865 /* internally registered as IRQF_SHARED in case of ALS4000 SB */
61ea06e8
TI
866 snd_als4000_interrupt,
867 -1,
868 -1,
869 SB_HW_ALS4000,
870 &chip);
871 if (err < 0)
0e175f66 872 return err;
70352914 873 acard->chip = chip;
1da177e4
LT
874
875 chip->pci = pci;
c0874449 876 chip->alt_port = iobase;
1da177e4
LT
877
878 snd_als4000_configure(chip);
879
880 strcpy(card->driver, "ALS4000");
881 strcpy(card->shortname, "Avance Logic ALS4000");
882 sprintf(card->longname, "%s at 0x%lx, irq %i",
883 card->shortname, chip->alt_port, chip->irq);
884
61ea06e8
TI
885 err = snd_mpu401_uart_new(card, 0, MPU401_HW_ALS4000,
886 iobase + ALS4K_IOB_30_MIDI_DATA,
887 MPU401_INFO_INTEGRATED |
888 MPU401_INFO_IRQ_HOOK,
889 -1, &chip->rmidi);
890 if (err < 0) {
d85d878e 891 dev_err(&pci->dev, "no MPU-401 device at 0x%lx?\n",
c0874449 892 iobase + ALS4K_IOB_30_MIDI_DATA);
0e175f66 893 return err;
1da177e4 894 }
c0874449 895 /* FIXME: ALS4000 has interesting MPU401 configuration features
cb780cdd
AM
896 * at ALS4K_CR1A_MPU401_UART_MODE_CONTROL
897 * (pass-thru / UART switching, fast MIDI clock, etc.),
898 * however there doesn't seem to be an ALSA API for this...
899 * SPECS_PAGE: 21 */
1da177e4 900
61ea06e8
TI
901 err = snd_als4000_pcm(chip, 0);
902 if (err < 0)
0e175f66 903 return err;
61ea06e8
TI
904
905 err = snd_sbmixer_new(chip);
906 if (err < 0)
0e175f66 907 return err;
1da177e4 908
c0874449
AM
909 if (snd_opl3_create(card,
910 iobase + ALS4K_IOB_10_ADLIB_ADDR0,
911 iobase + ALS4K_IOB_12_ADLIB_ADDR2,
1da177e4 912 OPL3_HW_AUTO, 1, &opl3) < 0) {
d85d878e 913 dev_err(&pci->dev, "no OPL device at 0x%lx-0x%lx?\n",
c0874449
AM
914 iobase + ALS4K_IOB_10_ADLIB_ADDR0,
915 iobase + ALS4K_IOB_12_ADLIB_ADDR2);
1da177e4 916 } else {
61ea06e8
TI
917 err = snd_opl3_hwdep_new(opl3, 0, 1, NULL);
918 if (err < 0)
0e175f66 919 return err;
1da177e4
LT
920 }
921
922 snd_als4000_create_gameport(acard, dev);
923
61ea06e8
TI
924 err = snd_card_register(card);
925 if (err < 0)
0e175f66 926 return err;
61ea06e8 927
1da177e4
LT
928 pci_set_drvdata(pci, card);
929 dev++;
0e175f66 930 return 0;
1da177e4
LT
931}
932
c7561cd8 933#ifdef CONFIG_PM_SLEEP
68cb2b55 934static int snd_als4000_suspend(struct device *dev)
70352914 935{
68cb2b55 936 struct snd_card *card = dev_get_drvdata(dev);
70352914
TI
937 struct snd_card_als4000 *acard = card->private_data;
938 struct snd_sb *chip = acard->chip;
939
940 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
941
70352914 942 snd_sbmixer_suspend(chip);
70352914
TI
943 return 0;
944}
945
68cb2b55 946static int snd_als4000_resume(struct device *dev)
70352914 947{
68cb2b55 948 struct snd_card *card = dev_get_drvdata(dev);
70352914
TI
949 struct snd_card_als4000 *acard = card->private_data;
950 struct snd_sb *chip = acard->chip;
951
70352914
TI
952 snd_als4000_configure(chip);
953 snd_sbdsp_reset(chip);
954 snd_sbmixer_resume(chip);
955
956#ifdef SUPPORT_JOYSTICK
957 if (acard->gameport)
c0874449 958 snd_als4000_set_addr(acard->iobase, 0, 0, 0, 1);
70352914
TI
959#endif
960
961 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
962 return 0;
963}
70352914 964
68cb2b55
TI
965static SIMPLE_DEV_PM_OPS(snd_als4000_pm, snd_als4000_suspend, snd_als4000_resume);
966#define SND_ALS4000_PM_OPS &snd_als4000_pm
967#else
968#define SND_ALS4000_PM_OPS NULL
c7561cd8 969#endif /* CONFIG_PM_SLEEP */
70352914 970
e9f66d9b 971static struct pci_driver als4000_driver = {
3733e424 972 .name = KBUILD_MODNAME,
1da177e4
LT
973 .id_table = snd_als4000_ids,
974 .probe = snd_card_als4000_probe,
68cb2b55
TI
975 .driver = {
976 .pm = SND_ALS4000_PM_OPS,
977 },
1da177e4
LT
978};
979
e9f66d9b 980module_pci_driver(als4000_driver);