]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - sound/pci/hda/hda_intel.c
projects / mirror_ubuntu-jammy-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ALSA: hda - More Aspire 8930G fixes
[mirror_ubuntu-jammy-kernel.git] / sound / pci / hda / hda_intel.c
CommitLineData
1da177e4
LT		 1/*
2 *
d01ce99f
TI		 3 * hda_intel.c - Implementation of primary alsa driver code base
4 * for Intel HD Audio.
1da177e4
LT		 5 *
6 * Copyright(c) 2004 Intel Corporation. All rights reserved.
7 *
8 * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
9 * PeiSen Hou <pshou@realtek.com.tw>
10 *
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the Free
13 * Software Foundation; either version 2 of the License, or (at your option)
14 * any later version.
15 *
16 * This program is distributed in the hope that it will be useful, but WITHOUT
17 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
19 * more details.
20 *
21 * You should have received a copy of the GNU General Public License along with
22 * this program; if not, write to the Free Software Foundation, Inc., 59
23 * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
24 *
25 * CONTACTS:
26 *
27 * Matt Jared matt.jared@intel.com
28 * Andy Kopp andy.kopp@intel.com
29 * Dan Kogan dan.d.kogan@intel.com
30 *
31 * CHANGES:
32 *
33 * 2004.12.01 Major rewrite by tiwai, merged the work of pshou
34 *
35 */
36
1da177e4
LT		 37#include <asm/io.h>
38#include <linux/delay.h>
39#include <linux/interrupt.h>
362775e2 40#include <linux/kernel.h>
1da177e4 41#include <linux/module.h>
24982c5f 42#include <linux/dma-mapping.h>
1da177e4
LT		 43#include <linux/moduleparam.h>
44#include <linux/init.h>
45#include <linux/slab.h>
46#include <linux/pci.h>
62932df8 47#include <linux/mutex.h>
0cbf0098 48#include <linux/reboot.h>
1da177e4
LT		 49#include <sound/core.h>
50#include <sound/initval.h>
51#include "hda_codec.h"
52
53
5aba4f8e
TI		 54static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
55static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
56static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
57static char *model[SNDRV_CARDS];
58static int position_fix[SNDRV_CARDS];
5c0d7bc1 59static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
5aba4f8e 60static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
d4d9cd03 61static int probe_only[SNDRV_CARDS];
27346166 62static int single_cmd;
134a11f0 63static int enable_msi;
1da177e4 64
5aba4f8e 65module_param_array(index, int, NULL, 0444);
1da177e4 66MODULE_PARM_DESC(index, "Index value for Intel HD audio interface.");
5aba4f8e 67module_param_array(id, charp, NULL, 0444);
1da177e4 68MODULE_PARM_DESC(id, "ID string for Intel HD audio interface.");
5aba4f8e
TI		 69module_param_array(enable, bool, NULL, 0444);
70MODULE_PARM_DESC(enable, "Enable Intel HD audio interface.");
71module_param_array(model, charp, NULL, 0444);
1da177e4 72MODULE_PARM_DESC(model, "Use the given board model.");
5aba4f8e 73module_param_array(position_fix, int, NULL, 0444);
d01ce99f 74MODULE_PARM_DESC(position_fix, "Fix DMA pointer "
d2e1c973 75 "(0 = auto, 1 = none, 2 = POSBUF).");
555e219f
TI		 76module_param_array(bdl_pos_adj, int, NULL, 0644);
77MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset.");
5aba4f8e 78module_param_array(probe_mask, int, NULL, 0444);
606ad75f 79MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1).");
d4d9cd03
TI		 80module_param_array(probe_only, bool, NULL, 0444);
81MODULE_PARM_DESC(probe_only, "Only probing and no codec initialization.");
27346166 82module_param(single_cmd, bool, 0444);
d01ce99f
TI		 83MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs "
84 "(for debugging only).");
5aba4f8e 85module_param(enable_msi, int, 0444);
134a11f0 86MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)");
606ad75f 87
dee1b66c 88#ifdef CONFIG_SND_HDA_POWER_SAVE
fee2fba3
TI		 89static int power_save = CONFIG_SND_HDA_POWER_SAVE_DEFAULT;
90module_param(power_save, int, 0644);
91MODULE_PARM_DESC(power_save, "Automatic power-saving timeout "
92 "(in second, 0 = disable).");
1da177e4 93
dee1b66c
TI		 94/* reset the HD-audio controller in power save mode.
95 * this may give more power-saving, but will take longer time to
96 * wake up.
97 */
98static int power_save_controller = 1;
99module_param(power_save_controller, bool, 0644);
100MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode.");
101#endif
102
1da177e4
LT		 103MODULE_LICENSE("GPL");
104MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
105 "{Intel, ICH6M},"
2f1b3818 106 "{Intel, ICH7},"
f5d40b30 107 "{Intel, ESB2},"
d2981393 108 "{Intel, ICH8},"
f9cc8a8b 109 "{Intel, ICH9},"
c34f5a04 110 "{Intel, ICH10},"
b29c2360 111 "{Intel, PCH},"
4979bca9 112 "{Intel, SCH},"
fc20a562 113 "{ATI, SB450},"
89be83f8 114 "{ATI, SB600},"
778b6e1b 115 "{ATI, RS600},"
5b15c95f 116 "{ATI, RS690},"
e6db1119
WL		 117 "{ATI, RS780},"
118 "{ATI, R600},"
2797f724
HRK		 119 "{ATI, RV630},"
120 "{ATI, RV610},"
27da1834
WL		 121 "{ATI, RV670},"
122 "{ATI, RV635},"
123 "{ATI, RV620},"
124 "{ATI, RV770},"
fc20a562 125 "{VIA, VT8251},"
47672310 126 "{VIA, VT8237A},"
07e4ca50
TI		 127 "{SiS, SIS966},"
128 "{ULI, M5461}}");
1da177e4
LT		 129MODULE_DESCRIPTION("Intel HDA driver");
130
4abc1cc2
TI		 131#ifdef CONFIG_SND_VERBOSE_PRINTK
132#define SFX /* nop */
133#else
1da177e4 134#define SFX "hda-intel: "
4abc1cc2 135#endif
cb53c626 136
1da177e4
LT		 137/*
138 * registers
139 */
140#define ICH6_REG_GCAP 0x00
b21fadb9
TI		 141#define ICH6_GCAP_64OK (1 << 0) /* 64bit address support */
142#define ICH6_GCAP_NSDO (3 << 1) /* # of serial data out signals */
143#define ICH6_GCAP_BSS (31 << 3) /* # of bidirectional streams */
144#define ICH6_GCAP_ISS (15 << 8) /* # of input streams */
145#define ICH6_GCAP_OSS (15 << 12) /* # of output streams */
1da177e4
LT		 146#define ICH6_REG_VMIN 0x02
147#define ICH6_REG_VMAJ 0x03
148#define ICH6_REG_OUTPAY 0x04
149#define ICH6_REG_INPAY 0x06
150#define ICH6_REG_GCTL 0x08
8a933ece 151#define ICH6_GCTL_RESET (1 << 0) /* controller reset */
b21fadb9
TI		 152#define ICH6_GCTL_FCNTRL (1 << 1) /* flush control */
153#define ICH6_GCTL_UNSOL (1 << 8) /* accept unsol. response enable */
1da177e4
LT		 154#define ICH6_REG_WAKEEN 0x0c
155#define ICH6_REG_STATESTS 0x0e
156#define ICH6_REG_GSTS 0x10
b21fadb9 157#define ICH6_GSTS_FSTS (1 << 1) /* flush status */
1da177e4
LT		 158#define ICH6_REG_INTCTL 0x20
159#define ICH6_REG_INTSTS 0x24
160#define ICH6_REG_WALCLK 0x30
161#define ICH6_REG_SYNC 0x34
162#define ICH6_REG_CORBLBASE 0x40
163#define ICH6_REG_CORBUBASE 0x44
164#define ICH6_REG_CORBWP 0x48
b21fadb9
TI		 165#define ICH6_REG_CORBRP 0x4a
166#define ICH6_CORBRP_RST (1 << 15) /* read pointer reset */
1da177e4 167#define ICH6_REG_CORBCTL 0x4c
b21fadb9
TI		 168#define ICH6_CORBCTL_RUN (1 << 1) /* enable DMA */
169#define ICH6_CORBCTL_CMEIE (1 << 0) /* enable memory error irq */
1da177e4 170#define ICH6_REG_CORBSTS 0x4d
b21fadb9 171#define ICH6_CORBSTS_CMEI (1 << 0) /* memory error indication */
1da177e4
LT		 172#define ICH6_REG_CORBSIZE 0x4e
173
174#define ICH6_REG_RIRBLBASE 0x50
175#define ICH6_REG_RIRBUBASE 0x54
176#define ICH6_REG_RIRBWP 0x58
b21fadb9 177#define ICH6_RIRBWP_RST (1 << 15) /* write pointer reset */
1da177e4
LT		 178#define ICH6_REG_RINTCNT 0x5a
179#define ICH6_REG_RIRBCTL 0x5c
b21fadb9
TI		 180#define ICH6_RBCTL_IRQ_EN (1 << 0) /* enable IRQ */
181#define ICH6_RBCTL_DMA_EN (1 << 1) /* enable DMA */
182#define ICH6_RBCTL_OVERRUN_EN (1 << 2) /* enable overrun irq */
1da177e4 183#define ICH6_REG_RIRBSTS 0x5d
b21fadb9
TI		 184#define ICH6_RBSTS_IRQ (1 << 0) /* response irq */
185#define ICH6_RBSTS_OVERRUN (1 << 2) /* overrun irq */
1da177e4
LT		 186#define ICH6_REG_RIRBSIZE 0x5e
187
188#define ICH6_REG_IC 0x60
189#define ICH6_REG_IR 0x64
190#define ICH6_REG_IRS 0x68
191#define ICH6_IRS_VALID (1<<1)
192#define ICH6_IRS_BUSY (1<<0)
193
194#define ICH6_REG_DPLBASE 0x70
195#define ICH6_REG_DPUBASE 0x74
196#define ICH6_DPLBASE_ENABLE 0x1 /* Enable position buffer */
197
198/* SD offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
199enum { SDI0, SDI1, SDI2, SDI3, SDO0, SDO1, SDO2, SDO3 };
200
201/* stream register offsets from stream base */
202#define ICH6_REG_SD_CTL 0x00
203#define ICH6_REG_SD_STS 0x03
204#define ICH6_REG_SD_LPIB 0x04
205#define ICH6_REG_SD_CBL 0x08
206#define ICH6_REG_SD_LVI 0x0c
207#define ICH6_REG_SD_FIFOW 0x0e
208#define ICH6_REG_SD_FIFOSIZE 0x10
209#define ICH6_REG_SD_FORMAT 0x12
210#define ICH6_REG_SD_BDLPL 0x18
211#define ICH6_REG_SD_BDLPU 0x1c
212
213/* PCI space */
214#define ICH6_PCIREG_TCSEL 0x44
215
216/*
217 * other constants
218 */
219
220/* max number of SDs */
07e4ca50 221/* ICH, ATI and VIA have 4 playback and 4 capture */
07e4ca50 222#define ICH6_NUM_CAPTURE 4
07e4ca50
TI		 223#define ICH6_NUM_PLAYBACK 4
224
225/* ULI has 6 playback and 5 capture */
07e4ca50 226#define ULI_NUM_CAPTURE 5
07e4ca50
TI		 227#define ULI_NUM_PLAYBACK 6
228
778b6e1b 229/* ATI HDMI has 1 playback and 0 capture */
778b6e1b 230#define ATIHDMI_NUM_CAPTURE 0
778b6e1b
FK		 231#define ATIHDMI_NUM_PLAYBACK 1
232
f269002e
KY		 233/* TERA has 4 playback and 3 capture */
234#define TERA_NUM_CAPTURE 3
235#define TERA_NUM_PLAYBACK 4
236
07e4ca50
TI		 237/* this number is statically defined for simplicity */
238#define MAX_AZX_DEV 16
239
1da177e4 240/* max number of fragments - we may use more if allocating more pages for BDL */
4ce107b9
TI		 241#define BDL_SIZE 4096
242#define AZX_MAX_BDL_ENTRIES (BDL_SIZE / 16)
243#define AZX_MAX_FRAG 32
1da177e4
LT		 244/* max buffer size - no h/w limit, you can increase as you like */
245#define AZX_MAX_BUF_SIZE (1024*1024*1024)
246/* max number of PCM devics per card */
7ba72ba1 247#define AZX_MAX_PCMS 8
1da177e4
LT		 248
249/* RIRB int mask: overrun[2], response[0] */
250#define RIRB_INT_RESPONSE 0x01
251#define RIRB_INT_OVERRUN 0x04
252#define RIRB_INT_MASK 0x05
253
2f5983f2
TI		 254/* STATESTS int mask: S3,SD2,SD1,SD0 */
255#define AZX_MAX_CODECS 4
256#define STATESTS_INT_MASK 0x0f
1da177e4
LT		 257
258/* SD_CTL bits */
259#define SD_CTL_STREAM_RESET 0x01 /* stream reset bit */
260#define SD_CTL_DMA_START 0x02 /* stream DMA start bit */
850f0e52
TI		 261#define SD_CTL_STRIPE (3 << 16) /* stripe control */
262#define SD_CTL_TRAFFIC_PRIO (1 << 18) /* traffic priority */
263#define SD_CTL_DIR (1 << 19) /* bi-directional stream */
1da177e4
LT		 264#define SD_CTL_STREAM_TAG_MASK (0xf << 20)
265#define SD_CTL_STREAM_TAG_SHIFT 20
266
267/* SD_CTL and SD_STS */
268#define SD_INT_DESC_ERR 0x10 /* descriptor error interrupt */
269#define SD_INT_FIFO_ERR 0x08 /* FIFO error interrupt */
270#define SD_INT_COMPLETE 0x04 /* completion interrupt */
d01ce99f
TI		 271#define SD_INT_MASK (SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\
272 SD_INT_COMPLETE)
1da177e4
LT		 273
274/* SD_STS */
275#define SD_STS_FIFO_READY 0x20 /* FIFO ready */
276
277/* INTCTL and INTSTS */
d01ce99f
TI		 278#define ICH6_INT_ALL_STREAM 0xff /* all stream interrupts */
279#define ICH6_INT_CTRL_EN 0x40000000 /* controller interrupt enable bit */
280#define ICH6_INT_GLOBAL_EN 0x80000000 /* global interrupt enable bit */
1da177e4 281
1da177e4
LT		 282/* below are so far hardcoded - should read registers in future */
283#define ICH6_MAX_CORB_ENTRIES 256
284#define ICH6_MAX_RIRB_ENTRIES 256
285
c74db86b
TI		 286/* position fix mode */
287enum {
0be3b5d3 288 POS_FIX_AUTO,
d2e1c973 289 POS_FIX_LPIB,
0be3b5d3 290 POS_FIX_POSBUF,
c74db86b 291};
1da177e4 292
f5d40b30 293/* Defines for ATI HD Audio support in SB450 south bridge */
f5d40b30
FL		 294#define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR 0x42
295#define ATI_SB450_HDAUDIO_ENABLE_SNOOP 0x02
296
da3fca21
V		 297/* Defines for Nvidia HDA support */
298#define NVIDIA_HDA_TRANSREG_ADDR 0x4e
299#define NVIDIA_HDA_ENABLE_COHBITS 0x0f
320dcc30
PC		 300#define NVIDIA_HDA_ISTRM_COH 0x4d
301#define NVIDIA_HDA_OSTRM_COH 0x4c
302#define NVIDIA_HDA_ENABLE_COHBIT 0x01
f5d40b30 303
90a5ad52
TI		 304/* Defines for Intel SCH HDA snoop control */
305#define INTEL_SCH_HDA_DEVC 0x78
306#define INTEL_SCH_HDA_DEVC_NOSNOOP (0x1<<11)
307
0e153474
JC		 308/* Define IN stream 0 FIFO size offset in VIA controller */
309#define VIA_IN_STREAM0_FIFO_SIZE_OFFSET 0x90
310/* Define VIA HD Audio Device ID*/
311#define VIA_HDAC_DEVICE_ID 0x3288
312
c4da29ca
YL		 313/* HD Audio class code */
314#define PCI_CLASS_MULTIMEDIA_HD_AUDIO 0x0403
90a5ad52 315
1da177e4
LT		 316/*
317 */
318
a98f90fd 319struct azx_dev {
4ce107b9 320 struct snd_dma_buffer bdl; /* BDL buffer */
d01ce99f 321 u32 *posbuf; /* position buffer pointer */
1da177e4 322
d01ce99f 323 unsigned int bufsize; /* size of the play buffer in bytes */
9ad593f6 324 unsigned int period_bytes; /* size of the period in bytes */
d01ce99f
TI		 325 unsigned int frags; /* number for period in the play buffer */
326 unsigned int fifo_size; /* FIFO size */
fa00e046
JK		 327 unsigned long start_jiffies; /* start + minimum jiffies */
328 unsigned long min_jiffies; /* minimum jiffies before position is valid */
1da177e4 329
d01ce99f 330 void __iomem *sd_addr; /* stream descriptor pointer */
1da177e4 331
d01ce99f 332 u32 sd_int_sta_mask; /* stream int status mask */
1da177e4
LT		 333
334 /* pcm support */
d01ce99f
TI		 335 struct snd_pcm_substream *substream; /* assigned substream,
336 * set in PCM open
337 */
338 unsigned int format_val; /* format value to be set in the
339 * controller and the codec
340 */
1da177e4
LT		 341 unsigned char stream_tag; /* assigned stream */
342 unsigned char index; /* stream index */
343
927fc866
PM		 344 unsigned int opened :1;
345 unsigned int running :1;
675f25d4 346 unsigned int irq_pending :1;
d523b0c8 347 unsigned int start_flag: 1; /* stream full start flag */
0e153474
JC		 348 /*
349 * For VIA:
350 * A flag to ensure DMA position is 0
351 * when link position is not greater than FIFO size
352 */
353 unsigned int insufficient :1;
1da177e4
LT		 354};
355
356/* CORB/RIRB */
a98f90fd 357struct azx_rb {
1da177e4
LT		 358 u32 *buf; /* CORB/RIRB buffer
359 * Each CORB entry is 4byte, RIRB is 8byte
360 */
361 dma_addr_t addr; /* physical address of CORB/RIRB buffer */
362 /* for RIRB */
363 unsigned short rp, wp; /* read/write pointers */
364 int cmds; /* number of pending requests */
365 u32 res; /* last read value */
366};
367
a98f90fd
TI		 368struct azx {
369 struct snd_card *card;
1da177e4 370 struct pci_dev *pci;
555e219f 371 int dev_index;
1da177e4 372
07e4ca50
TI		 373 /* chip type specific */
374 int driver_type;
375 int playback_streams;
376 int playback_index_offset;
377 int capture_streams;
378 int capture_index_offset;
379 int num_streams;
380
1da177e4
LT		 381 /* pci resources */
382 unsigned long addr;
383 void __iomem *remap_addr;
384 int irq;
385
386 /* locks */
387 spinlock_t reg_lock;
62932df8 388 struct mutex open_mutex;
1da177e4 389
07e4ca50 390 /* streams (x num_streams) */
a98f90fd 391 struct azx_dev *azx_dev;
1da177e4
LT		 392
393 /* PCM */
a98f90fd 394 struct snd_pcm *pcm[AZX_MAX_PCMS];
1da177e4
LT		 395
396 /* HD codec */
397 unsigned short codec_mask;
f1eaaeec 398 int codec_probe_mask; /* copied from probe_mask option */
1da177e4
LT		 399 struct hda_bus *bus;
400
401 /* CORB/RIRB */
a98f90fd
TI		 402 struct azx_rb corb;
403 struct azx_rb rirb;
1da177e4 404
4ce107b9 405 /* CORB/RIRB and position buffers */
1da177e4
LT		 406 struct snd_dma_buffer rb;
407 struct snd_dma_buffer posbuf;
c74db86b
TI		 408
409 /* flags */
410 int position_fix;
cb53c626 411 unsigned int running :1;
927fc866
PM		 412 unsigned int initialized :1;
413 unsigned int single_cmd :1;
414 unsigned int polling_mode :1;
68e7fffc 415 unsigned int msi :1;
a6a950a8 416 unsigned int irq_pending_warned :1;
0e153474 417 unsigned int via_dmapos_patch :1; /* enable DMA-position fix for VIA */
6ce4a3bc 418 unsigned int probing :1; /* codec probing phase */
43bbb6cc
TI		 419
420 /* for debugging */
421 unsigned int last_cmd; /* last issued command (to sync) */
9ad593f6
TI		 422
423 /* for pending irqs */
424 struct work_struct irq_pending_work;
0cbf0098
TI		 425
426 /* reboot notifier (for mysterious hangup problem at power-down) */
427 struct notifier_block reboot_notifier;
1da177e4
LT		 428};
429
07e4ca50
TI		 430/* driver types */
431enum {
432 AZX_DRIVER_ICH,
4979bca9 433 AZX_DRIVER_SCH,
07e4ca50 434 AZX_DRIVER_ATI,
778b6e1b 435 AZX_DRIVER_ATIHDMI,
07e4ca50
TI		 436 AZX_DRIVER_VIA,
437 AZX_DRIVER_SIS,
438 AZX_DRIVER_ULI,
da3fca21 439 AZX_DRIVER_NVIDIA,
f269002e 440 AZX_DRIVER_TERA,
c4da29ca 441 AZX_DRIVER_GENERIC,
2f5983f2 442 AZX_NUM_DRIVERS, /* keep this as last entry */
07e4ca50
TI		 443};
444
445static char *driver_short_names[] __devinitdata = {
446 [AZX_DRIVER_ICH] = "HDA Intel",
4979bca9 447 [AZX_DRIVER_SCH] = "HDA Intel MID",
07e4ca50 448 [AZX_DRIVER_ATI] = "HDA ATI SB",
778b6e1b 449 [AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI",
07e4ca50
TI		 450 [AZX_DRIVER_VIA] = "HDA VIA VT82xx",
451 [AZX_DRIVER_SIS] = "HDA SIS966",
da3fca21
V		 452 [AZX_DRIVER_ULI] = "HDA ULI M5461",
453 [AZX_DRIVER_NVIDIA] = "HDA NVidia",
f269002e 454 [AZX_DRIVER_TERA] = "HDA Teradici",
c4da29ca 455 [AZX_DRIVER_GENERIC] = "HD-Audio Generic",
07e4ca50
TI		 456};
457
1da177e4
LT		 458/*
459 * macros for easy use
460 */
461#define azx_writel(chip,reg,value) \
462 writel(value, (chip)->remap_addr + ICH6_REG_##reg)
463#define azx_readl(chip,reg) \
464 readl((chip)->remap_addr + ICH6_REG_##reg)
465#define azx_writew(chip,reg,value) \
466 writew(value, (chip)->remap_addr + ICH6_REG_##reg)
467#define azx_readw(chip,reg) \
468 readw((chip)->remap_addr + ICH6_REG_##reg)
469#define azx_writeb(chip,reg,value) \
470 writeb(value, (chip)->remap_addr + ICH6_REG_##reg)
471#define azx_readb(chip,reg) \
472 readb((chip)->remap_addr + ICH6_REG_##reg)
473
474#define azx_sd_writel(dev,reg,value) \
475 writel(value, (dev)->sd_addr + ICH6_REG_##reg)
476#define azx_sd_readl(dev,reg) \
477 readl((dev)->sd_addr + ICH6_REG_##reg)
478#define azx_sd_writew(dev,reg,value) \
479 writew(value, (dev)->sd_addr + ICH6_REG_##reg)
480#define azx_sd_readw(dev,reg) \
481 readw((dev)->sd_addr + ICH6_REG_##reg)
482#define azx_sd_writeb(dev,reg,value) \
483 writeb(value, (dev)->sd_addr + ICH6_REG_##reg)
484#define azx_sd_readb(dev,reg) \
485 readb((dev)->sd_addr + ICH6_REG_##reg)
486
487/* for pcm support */
a98f90fd 488#define get_azx_dev(substream) (substream->runtime->private_data)
1da177e4 489
68e7fffc 490static int azx_acquire_irq(struct azx *chip, int do_disconnect);
1da177e4
LT		 491
492/*
493 * Interface for HD codec
494 */
495
1da177e4
LT		 496/*
497 * CORB / RIRB interface
498 */
a98f90fd 499static int azx_alloc_cmd_io(struct azx *chip)
1da177e4
LT		 500{
501 int err;
502
503 /* single page (at least 4096 bytes) must suffice for both ringbuffes */
d01ce99f
TI		 504 err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
505 snd_dma_pci_data(chip->pci),
1da177e4
LT		 506 PAGE_SIZE, &chip->rb);
507 if (err < 0) {
508 snd_printk(KERN_ERR SFX "cannot allocate CORB/RIRB\n");
509 return err;
510 }
511 return 0;
512}
513
a98f90fd 514static void azx_init_cmd_io(struct azx *chip)
1da177e4
LT		 515{
516 /* CORB set up */
517 chip->corb.addr = chip->rb.addr;
518 chip->corb.buf = (u32 *)chip->rb.area;
519 azx_writel(chip, CORBLBASE, (u32)chip->corb.addr);
766979e0 520 azx_writel(chip, CORBUBASE, upper_32_bits(chip->corb.addr));
1da177e4 521
07e4ca50
TI		 522 /* set the corb size to 256 entries (ULI requires explicitly) */
523 azx_writeb(chip, CORBSIZE, 0x02);
1da177e4
LT		 524 /* set the corb write pointer to 0 */
525 azx_writew(chip, CORBWP, 0);
526 /* reset the corb hw read pointer */
b21fadb9 527 azx_writew(chip, CORBRP, ICH6_CORBRP_RST);
1da177e4 528 /* enable corb dma */
b21fadb9 529 azx_writeb(chip, CORBCTL, ICH6_CORBCTL_RUN);
1da177e4
LT		 530
531 /* RIRB set up */
532 chip->rirb.addr = chip->rb.addr + 2048;
533 chip->rirb.buf = (u32 *)(chip->rb.area + 2048);
4fcd3920 534 chip->rirb.wp = chip->rirb.rp = chip->rirb.cmds = 0;
1da177e4 535 azx_writel(chip, RIRBLBASE, (u32)chip->rirb.addr);
766979e0 536 azx_writel(chip, RIRBUBASE, upper_32_bits(chip->rirb.addr));
1da177e4 537
07e4ca50
TI		 538 /* set the rirb size to 256 entries (ULI requires explicitly) */
539 azx_writeb(chip, RIRBSIZE, 0x02);
1da177e4 540 /* reset the rirb hw write pointer */
b21fadb9 541 azx_writew(chip, RIRBWP, ICH6_RIRBWP_RST);
1da177e4
LT		 542 /* set N=1, get RIRB response interrupt for new entry */
543 azx_writew(chip, RINTCNT, 1);
544 /* enable rirb dma and response irq */
1da177e4 545 azx_writeb(chip, RIRBCTL, ICH6_RBCTL_DMA_EN | ICH6_RBCTL_IRQ_EN);
1da177e4
LT		 546}
547
a98f90fd 548static void azx_free_cmd_io(struct azx *chip)
1da177e4
LT		 549{
550 /* disable ringbuffer DMAs */
551 azx_writeb(chip, RIRBCTL, 0);
552 azx_writeb(chip, CORBCTL, 0);
553}
554
555/* send a command */
33fa35ed 556static int azx_corb_send_cmd(struct hda_bus *bus, u32 val)
1da177e4 557{
33fa35ed 558 struct azx *chip = bus->private_data;
1da177e4 559 unsigned int wp;
1da177e4
LT		 560
561 /* add command to corb */
562 wp = azx_readb(chip, CORBWP);
563 wp++;
564 wp %= ICH6_MAX_CORB_ENTRIES;
565
566 spin_lock_irq(&chip->reg_lock);
567 chip->rirb.cmds++;
568 chip->corb.buf[wp] = cpu_to_le32(val);
569 azx_writel(chip, CORBWP, wp);
570 spin_unlock_irq(&chip->reg_lock);
571
572 return 0;
573}
574
575#define ICH6_RIRB_EX_UNSOL_EV (1<<4)
576
577/* retrieve RIRB entry - called from interrupt handler */
a98f90fd 578static void azx_update_rirb(struct azx *chip)
1da177e4
LT		 579{
580 unsigned int rp, wp;
581 u32 res, res_ex;
582
583 wp = azx_readb(chip, RIRBWP);
584 if (wp == chip->rirb.wp)
585 return;
586 chip->rirb.wp = wp;
587
588 while (chip->rirb.rp != wp) {
589 chip->rirb.rp++;
590 chip->rirb.rp %= ICH6_MAX_RIRB_ENTRIES;
591
592 rp = chip->rirb.rp << 1; /* an RIRB entry is 8-bytes */
593 res_ex = le32_to_cpu(chip->rirb.buf[rp + 1]);
594 res = le32_to_cpu(chip->rirb.buf[rp]);
595 if (res_ex & ICH6_RIRB_EX_UNSOL_EV)
596 snd_hda_queue_unsol_event(chip->bus, res, res_ex);
597 else if (chip->rirb.cmds) {
1da177e4 598 chip->rirb.res = res;
2add9b92
TI		 599 smp_wmb();
600 chip->rirb.cmds--;
1da177e4
LT		 601 }
602 }
603}
604
605/* receive a response */
33fa35ed 606static unsigned int azx_rirb_get_response(struct hda_bus *bus)
1da177e4 607{
33fa35ed 608 struct azx *chip = bus->private_data;
5c79b1f8 609 unsigned long timeout;
1da177e4 610
5c79b1f8
TI		 611 again:
612 timeout = jiffies + msecs_to_jiffies(1000);
28a0d9df 613 for (;;) {
e96224ae
TI		 614 if (chip->polling_mode) {
615 spin_lock_irq(&chip->reg_lock);
616 azx_update_rirb(chip);
617 spin_unlock_irq(&chip->reg_lock);
618 }
2add9b92
TI		 619 if (!chip->rirb.cmds) {
620 smp_rmb();
b613291f 621 bus->rirb_error = 0;
5c79b1f8 622 return chip->rirb.res; /* the last value */
2add9b92 623 }
28a0d9df
TI		 624 if (time_after(jiffies, timeout))
625 break;
33fa35ed 626 if (bus->needs_damn_long_delay)
52987656
TI		 627 msleep(2); /* temporary workaround */
628 else {
629 udelay(10);
630 cond_resched();
631 }
28a0d9df 632 }
5c79b1f8 633
68e7fffc 634 if (chip->msi) {
4abc1cc2 635 snd_printk(KERN_WARNING SFX "No response from codec, "
43bbb6cc 636 "disabling MSI: last cmd=0x%08x\n", chip->last_cmd);
68e7fffc
TI		 637 free_irq(chip->irq, chip);
638 chip->irq = -1;
639 pci_disable_msi(chip->pci);
640 chip->msi = 0;
b613291f
TI		 641 if (azx_acquire_irq(chip, 1) < 0) {
642 bus->rirb_error = 1;
68e7fffc 643 return -1;
b613291f 644 }
68e7fffc
TI		 645 goto again;
646 }
647
5c79b1f8 648 if (!chip->polling_mode) {
4abc1cc2 649 snd_printk(KERN_WARNING SFX "azx_get_response timeout, "
43bbb6cc
TI		 650 "switching to polling mode: last cmd=0x%08x\n",
651 chip->last_cmd);
5c79b1f8
TI		 652 chip->polling_mode = 1;
653 goto again;
1da177e4 654 }
5c79b1f8 655
6ce4a3bc
TI		 656 if (chip->probing) {
657 /* If this critical timeout happens during the codec probing
658 * phase, this is likely an access to a non-existing codec
659 * slot. Better to return an error and reset the system.
660 */
661 return -1;
662 }
663
8dd78330
TI		 664 /* a fatal communication error; need either to reset or to fallback
665 * to the single_cmd mode
666 */
b613291f 667 bus->rirb_error = 1;
b20f3b83 668 if (bus->allow_bus_reset && !bus->response_reset && !bus->in_reset) {
8dd78330
TI		 669 bus->response_reset = 1;
670 return -1; /* give a chance to retry */
671 }
672
673 snd_printk(KERN_ERR "hda_intel: azx_get_response timeout, "
674 "switching to single_cmd mode: last cmd=0x%08x\n",
675 chip->last_cmd);
676 chip->single_cmd = 1;
677 bus->response_reset = 0;
678 /* re-initialize CORB/RIRB */
4fcd3920
TI		 679 azx_free_cmd_io(chip);
680 azx_init_cmd_io(chip);
5c79b1f8 681 return -1;
1da177e4
LT		 682}
683
1da177e4
LT		 684/*
685 * Use the single immediate command instead of CORB/RIRB for simplicity
686 *
687 * Note: according to Intel, this is not preferred use. The command was
688 * intended for the BIOS only, and may get confused with unsolicited
689 * responses. So, we shouldn't use it for normal operation from the
690 * driver.
691 * I left the codes, however, for debugging/testing purposes.
692 */
693
b05a7d4f
TI		 694/* receive a response */
695static int azx_single_wait_for_response(struct azx *chip)
696{
697 int timeout = 50;
698
699 while (timeout--) {
700 /* check IRV busy bit */
701 if (azx_readw(chip, IRS) & ICH6_IRS_VALID) {
702 /* reuse rirb.res as the response return value */
703 chip->rirb.res = azx_readl(chip, IR);
704 return 0;
705 }
706 udelay(1);
707 }
708 if (printk_ratelimit())
709 snd_printd(SFX "get_response timeout: IRS=0x%x\n",
710 azx_readw(chip, IRS));
711 chip->rirb.res = -1;
712 return -EIO;
713}
714
1da177e4 715/* send a command */
33fa35ed 716static int azx_single_send_cmd(struct hda_bus *bus, u32 val)
1da177e4 717{
33fa35ed 718 struct azx *chip = bus->private_data;
1da177e4
LT		 719 int timeout = 50;
720
8dd78330 721 bus->rirb_error = 0;
1da177e4
LT		 722 while (timeout--) {
723 /* check ICB busy bit */
d01ce99f 724 if (!((azx_readw(chip, IRS) & ICH6_IRS_BUSY))) {
1da177e4 725 /* Clear IRV valid bit */
d01ce99f
TI		 726 azx_writew(chip, IRS, azx_readw(chip, IRS) |
727 ICH6_IRS_VALID);
1da177e4 728 azx_writel(chip, IC, val);
d01ce99f
TI		 729 azx_writew(chip, IRS, azx_readw(chip, IRS) |
730 ICH6_IRS_BUSY);
b05a7d4f 731 return azx_single_wait_for_response(chip);
1da177e4
LT		 732 }
733 udelay(1);
734 }
1cfd52bc
MB		 735 if (printk_ratelimit())
736 snd_printd(SFX "send_cmd timeout: IRS=0x%x, val=0x%x\n",
737 azx_readw(chip, IRS), val);
1da177e4
LT		 738 return -EIO;
739}
740
741/* receive a response */
33fa35ed 742static unsigned int azx_single_get_response(struct hda_bus *bus)
1da177e4 743{
33fa35ed 744 struct azx *chip = bus->private_data;
b05a7d4f 745 return chip->rirb.res;
1da177e4
LT		 746}
747
111d3af5
TI		 748/*
749 * The below are the main callbacks from hda_codec.
750 *
751 * They are just the skeleton to call sub-callbacks according to the
752 * current setting of chip->single_cmd.
753 */
754
755/* send a command */
33fa35ed 756static int azx_send_cmd(struct hda_bus *bus, unsigned int val)
111d3af5 757{
33fa35ed 758 struct azx *chip = bus->private_data;
43bbb6cc 759
33fa35ed 760 chip->last_cmd = val;
111d3af5 761 if (chip->single_cmd)
33fa35ed 762 return azx_single_send_cmd(bus, val);
111d3af5 763 else
33fa35ed 764 return azx_corb_send_cmd(bus, val);
111d3af5
TI		 765}
766
767/* get a response */
33fa35ed 768static unsigned int azx_get_response(struct hda_bus *bus)
111d3af5 769{
33fa35ed 770 struct azx *chip = bus->private_data;
111d3af5 771 if (chip->single_cmd)
33fa35ed 772 return azx_single_get_response(bus);
111d3af5 773 else
33fa35ed 774 return azx_rirb_get_response(bus);
111d3af5
TI		 775}
776
cb53c626 777#ifdef CONFIG_SND_HDA_POWER_SAVE
33fa35ed 778static void azx_power_notify(struct hda_bus *bus);
cb53c626 779#endif
111d3af5 780
1da177e4 781/* reset codec link */
a98f90fd 782static int azx_reset(struct azx *chip)
1da177e4
LT		 783{
784 int count;
785
e8a7f136
DT		 786 /* clear STATESTS */
787 azx_writeb(chip, STATESTS, STATESTS_INT_MASK);
788
1da177e4
LT		 789 /* reset controller */
790 azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_RESET);
791
792 count = 50;
793 while (azx_readb(chip, GCTL) && --count)
794 msleep(1);
795
796 /* delay for >= 100us for codec PLL to settle per spec
797 * Rev 0.9 section 5.5.1
798 */
799 msleep(1);
800
801 /* Bring controller out of reset */
802 azx_writeb(chip, GCTL, azx_readb(chip, GCTL) | ICH6_GCTL_RESET);
803
804 count = 50;
927fc866 805 while (!azx_readb(chip, GCTL) && --count)
1da177e4
LT		 806 msleep(1);
807
927fc866 808 /* Brent Chartrand said to wait >= 540us for codecs to initialize */
1da177e4
LT		 809 msleep(1);
810
811 /* check to see if controller is ready */
927fc866 812 if (!azx_readb(chip, GCTL)) {
4abc1cc2 813 snd_printd(SFX "azx_reset: controller not ready!\n");
1da177e4
LT		 814 return -EBUSY;
815 }
816
41e2fce4 817 /* Accept unsolicited responses */
b21fadb9 818 azx_writel(chip, GCTL, azx_readl(chip, GCTL) | ICH6_GCTL_UNSOL);
41e2fce4 819
1da177e4 820 /* detect codecs */
927fc866 821 if (!chip->codec_mask) {
1da177e4 822 chip->codec_mask = azx_readw(chip, STATESTS);
4abc1cc2 823 snd_printdd(SFX "codec_mask = 0x%x\n", chip->codec_mask);
1da177e4
LT		 824 }
825
826 return 0;
827}
828
829
830/*
831 * Lowlevel interface
832 */
833
834/* enable interrupts */
a98f90fd 835static void azx_int_enable(struct azx *chip)
1da177e4
LT		 836{
837 /* enable controller CIE and GIE */
838 azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) |
839 ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN);
840}
841
842/* disable interrupts */
a98f90fd 843static void azx_int_disable(struct azx *chip)
1da177e4
LT		 844{
845 int i;
846
847 /* disable interrupts in stream descriptor */
07e4ca50 848 for (i = 0; i < chip->num_streams; i++) {
a98f90fd 849 struct azx_dev *azx_dev = &chip->azx_dev[i];
1da177e4
LT		 850 azx_sd_writeb(azx_dev, SD_CTL,
851 azx_sd_readb(azx_dev, SD_CTL) & ~SD_INT_MASK);
852 }
853
854 /* disable SIE for all streams */
855 azx_writeb(chip, INTCTL, 0);
856
857 /* disable controller CIE and GIE */
858 azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) &
859 ~(ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN));
860}
861
862/* clear interrupts */
a98f90fd 863static void azx_int_clear(struct azx *chip)
1da177e4
LT		 864{
865 int i;
866
867 /* clear stream status */
07e4ca50 868 for (i = 0; i < chip->num_streams; i++) {
a98f90fd 869 struct azx_dev *azx_dev = &chip->azx_dev[i];
1da177e4
LT		 870 azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
871 }
872
873 /* clear STATESTS */
874 azx_writeb(chip, STATESTS, STATESTS_INT_MASK);
875
876 /* clear rirb status */
877 azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);
878
879 /* clear int status */
880 azx_writel(chip, INTSTS, ICH6_INT_CTRL_EN | ICH6_INT_ALL_STREAM);
881}
882
883/* start a stream */
a98f90fd 884static void azx_stream_start(struct azx *chip, struct azx_dev *azx_dev)
1da177e4 885{
0e153474
JC		 886 /*
887 * Before stream start, initialize parameter
888 */
889 azx_dev->insufficient = 1;
890
1da177e4
LT		 891 /* enable SIE */
892 azx_writeb(chip, INTCTL,
893 azx_readb(chip, INTCTL) | (1 << azx_dev->index));
894 /* set DMA start and interrupt mask */
895 azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
896 SD_CTL_DMA_START | SD_INT_MASK);
897}
898
1dddab40
TI		 899/* stop DMA */
900static void azx_stream_clear(struct azx *chip, struct azx_dev *azx_dev)
1da177e4 901{
1da177e4
LT		 902 azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) &
903 ~(SD_CTL_DMA_START | SD_INT_MASK));
904 azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK); /* to be sure */
1dddab40
TI		 905}
906
907/* stop a stream */
908static void azx_stream_stop(struct azx *chip, struct azx_dev *azx_dev)
909{
910 azx_stream_clear(chip, azx_dev);
1da177e4
LT		 911 /* disable SIE */
912 azx_writeb(chip, INTCTL,
913 azx_readb(chip, INTCTL) & ~(1 << azx_dev->index));
914}
915
916
917/*
cb53c626 918 * reset and start the controller registers
1da177e4 919 */
a98f90fd 920static void azx_init_chip(struct azx *chip)
1da177e4 921{
cb53c626
TI		 922 if (chip->initialized)
923 return;
1da177e4
LT		 924
925 /* reset controller */
926 azx_reset(chip);
927
928 /* initialize interrupts */
929 azx_int_clear(chip);
930 azx_int_enable(chip);
931
932 /* initialize the codec command I/O */
81740861 933 azx_init_cmd_io(chip);
1da177e4 934
0be3b5d3
TI		 935 /* program the position buffer */
936 azx_writel(chip, DPLBASE, (u32)chip->posbuf.addr);
766979e0 937 azx_writel(chip, DPUBASE, upper_32_bits(chip->posbuf.addr));
f5d40b30 938
cb53c626
TI		 939 chip->initialized = 1;
940}
941
942/*
943 * initialize the PCI registers
944 */
945/* update bits in a PCI register byte */
946static void update_pci_byte(struct pci_dev *pci, unsigned int reg,
947 unsigned char mask, unsigned char val)
948{
949 unsigned char data;
950
951 pci_read_config_byte(pci, reg, &data);
952 data &= ~mask;
953 data |= (val & mask);
954 pci_write_config_byte(pci, reg, data);
955}
956
957static void azx_init_pci(struct azx *chip)
958{
90a5ad52
TI		 959 unsigned short snoop;
960
cb53c626
TI		 961 /* Clear bits 0-2 of PCI register TCSEL (at offset 0x44)
962 * TCSEL == Traffic Class Select Register, which sets PCI express QOS
963 * Ensuring these bits are 0 clears playback static on some HD Audio
964 * codecs
965 */
966 update_pci_byte(chip->pci, ICH6_PCIREG_TCSEL, 0x07, 0);
967
da3fca21
V		 968 switch (chip->driver_type) {
969 case AZX_DRIVER_ATI:
970 /* For ATI SB450 azalia HD audio, we need to enable snoop */
cb53c626
TI		 971 update_pci_byte(chip->pci,
972 ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR,
973 0x07, ATI_SB450_HDAUDIO_ENABLE_SNOOP);
da3fca21
V		 974 break;
975 case AZX_DRIVER_NVIDIA:
976 /* For NVIDIA HDA, enable snoop */
cb53c626
TI		 977 update_pci_byte(chip->pci,
978 NVIDIA_HDA_TRANSREG_ADDR,
979 0x0f, NVIDIA_HDA_ENABLE_COHBITS);
320dcc30
PC		 980 update_pci_byte(chip->pci,
981 NVIDIA_HDA_ISTRM_COH,
982 0x01, NVIDIA_HDA_ENABLE_COHBIT);
983 update_pci_byte(chip->pci,
984 NVIDIA_HDA_OSTRM_COH,
985 0x01, NVIDIA_HDA_ENABLE_COHBIT);
da3fca21 986 break;
90a5ad52
TI		 987 case AZX_DRIVER_SCH:
988 pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop);
989 if (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) {
4abc1cc2 990 pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC,
90a5ad52
TI		 991 snoop & (~INTEL_SCH_HDA_DEVC_NOSNOOP));
992 pci_read_config_word(chip->pci,
993 INTEL_SCH_HDA_DEVC, &snoop);
4abc1cc2
TI		 994 snd_printdd(SFX "HDA snoop disabled, enabling ... %s\n",
995 (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)
90a5ad52
TI		 996 ? "Failed" : "OK");
997 }
998 break;
999
da3fca21 1000 }
1da177e4
LT		 1001}
1002
1003
9ad593f6
TI		 1004static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev);
1005
1da177e4
LT		 1006/*
1007 * interrupt handler
1008 */
7d12e780 1009static irqreturn_t azx_interrupt(int irq, void *dev_id)
1da177e4 1010{
a98f90fd
TI		 1011 struct azx *chip = dev_id;
1012 struct azx_dev *azx_dev;
1da177e4 1013 u32 status;
fa00e046 1014 int i, ok;
1da177e4
LT		 1015
1016 spin_lock(&chip->reg_lock);
1017
1018 status = azx_readl(chip, INTSTS);
1019 if (status == 0) {
1020 spin_unlock(&chip->reg_lock);
1021 return IRQ_NONE;
1022 }
1023
07e4ca50 1024 for (i = 0; i < chip->num_streams; i++) {
1da177e4
LT		 1025 azx_dev = &chip->azx_dev[i];
1026 if (status & azx_dev->sd_int_sta_mask) {
1027 azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
9ad593f6
TI		 1028 if (!azx_dev->substream || !azx_dev->running)
1029 continue;
1030 /* check whether this IRQ is really acceptable */
fa00e046
JK		 1031 ok = azx_position_ok(chip, azx_dev);
1032 if (ok == 1) {
9ad593f6 1033 azx_dev->irq_pending = 0;
1da177e4
LT		 1034 spin_unlock(&chip->reg_lock);
1035 snd_pcm_period_elapsed(azx_dev->substream);
1036 spin_lock(&chip->reg_lock);
fa00e046 1037 } else if (ok == 0 && chip->bus && chip->bus->workq) {
9ad593f6
TI		 1038 /* bogus IRQ, process it later */
1039 azx_dev->irq_pending = 1;
6acaed38
TI		 1040 queue_work(chip->bus->workq,
1041 &chip->irq_pending_work);
1da177e4
LT		 1042 }
1043 }
1044 }
1045
1046 /* clear rirb int */
1047 status = azx_readb(chip, RIRBSTS);
1048 if (status & RIRB_INT_MASK) {
81740861 1049 if (status & RIRB_INT_RESPONSE)
1da177e4
LT		 1050 azx_update_rirb(chip);
1051 azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);
1052 }
1053
1054#if 0
1055 /* clear state status int */
1056 if (azx_readb(chip, STATESTS) & 0x04)
1057 azx_writeb(chip, STATESTS, 0x04);
1058#endif
1059 spin_unlock(&chip->reg_lock);
1060
1061 return IRQ_HANDLED;
1062}
1063
1064
675f25d4
TI		 1065/*
1066 * set up a BDL entry
1067 */
1068static int setup_bdle(struct snd_pcm_substream *substream,
1069 struct azx_dev *azx_dev, u32 **bdlp,
1070 int ofs, int size, int with_ioc)
1071{
675f25d4
TI		 1072 u32 *bdl = *bdlp;
1073
1074 while (size > 0) {
1075 dma_addr_t addr;
1076 int chunk;
1077
1078 if (azx_dev->frags >= AZX_MAX_BDL_ENTRIES)
1079 return -EINVAL;
1080
77a23f26 1081 addr = snd_pcm_sgbuf_get_addr(substream, ofs);
675f25d4
TI		 1082 /* program the address field of the BDL entry */
1083 bdl[0] = cpu_to_le32((u32)addr);
766979e0 1084 bdl[1] = cpu_to_le32(upper_32_bits(addr));
675f25d4 1085 /* program the size field of the BDL entry */
fc4abee8 1086 chunk = snd_pcm_sgbuf_get_chunk_size(substream, ofs, size);
675f25d4
TI		 1087 bdl[2] = cpu_to_le32(chunk);
1088 /* program the IOC to enable interrupt
1089 * only when the whole fragment is processed
1090 */
1091 size -= chunk;
1092 bdl[3] = (size || !with_ioc) ? 0 : cpu_to_le32(0x01);
1093 bdl += 4;
1094 azx_dev->frags++;
1095 ofs += chunk;
1096 }
1097 *bdlp = bdl;
1098 return ofs;
1099}
1100
1da177e4
LT		 1101/*
1102 * set up BDL entries
1103 */
555e219f
TI		 1104static int azx_setup_periods(struct azx *chip,
1105 struct snd_pcm_substream *substream,
4ce107b9 1106 struct azx_dev *azx_dev)
1da177e4 1107{
4ce107b9
TI		 1108 u32 *bdl;
1109 int i, ofs, periods, period_bytes;
555e219f 1110 int pos_adj;
1da177e4
LT		 1111
1112 /* reset BDL address */
1113 azx_sd_writel(azx_dev, SD_BDLPL, 0);
1114 azx_sd_writel(azx_dev, SD_BDLPU, 0);
1115
97b71c94 1116 period_bytes = azx_dev->period_bytes;
4ce107b9
TI		 1117 periods = azx_dev->bufsize / period_bytes;
1118
1da177e4 1119 /* program the initial BDL entries */
4ce107b9
TI		 1120 bdl = (u32 *)azx_dev->bdl.area;
1121 ofs = 0;
1122 azx_dev->frags = 0;
555e219f
TI		 1123 pos_adj = bdl_pos_adj[chip->dev_index];
1124 if (pos_adj > 0) {
675f25d4 1125 struct snd_pcm_runtime *runtime = substream->runtime;
e785d3d8 1126 int pos_align = pos_adj;
555e219f 1127 pos_adj = (pos_adj * runtime->rate + 47999) / 48000;
675f25d4 1128 if (!pos_adj)
e785d3d8
TI		 1129 pos_adj = pos_align;
1130 else
1131 pos_adj = ((pos_adj + pos_align - 1) / pos_align) *
1132 pos_align;
675f25d4
TI		 1133 pos_adj = frames_to_bytes(runtime, pos_adj);
1134 if (pos_adj >= period_bytes) {
4abc1cc2 1135 snd_printk(KERN_WARNING SFX "Too big adjustment %d\n",
555e219f 1136 bdl_pos_adj[chip->dev_index]);
675f25d4
TI		 1137 pos_adj = 0;
1138 } else {
1139 ofs = setup_bdle(substream, azx_dev,
1140 &bdl, ofs, pos_adj, 1);
1141 if (ofs < 0)
1142 goto error;
4ce107b9 1143 }
555e219f
TI		 1144 } else
1145 pos_adj = 0;
675f25d4
TI		 1146 for (i = 0; i < periods; i++) {
1147 if (i == periods - 1 && pos_adj)
1148 ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
1149 period_bytes - pos_adj, 0);
1150 else
1151 ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
1152 period_bytes, 1);
1153 if (ofs < 0)
1154 goto error;
1da177e4 1155 }
4ce107b9 1156 return 0;
675f25d4
TI		 1157
1158 error:
4abc1cc2 1159 snd_printk(KERN_ERR SFX "Too many BDL entries: buffer=%d, period=%d\n",
675f25d4 1160 azx_dev->bufsize, period_bytes);
675f25d4 1161 return -EINVAL;
1da177e4
LT		 1162}
1163
1dddab40
TI		 1164/* reset stream */
1165static void azx_stream_reset(struct azx *chip, struct azx_dev *azx_dev)
1da177e4
LT		 1166{
1167 unsigned char val;
1168 int timeout;
1169
1dddab40
TI		 1170 azx_stream_clear(chip, azx_dev);
1171
d01ce99f
TI		 1172 azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
1173 SD_CTL_STREAM_RESET);
1da177e4
LT		 1174 udelay(3);
1175 timeout = 300;
1176 while (!((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) &&
1177 --timeout)
1178 ;
1179 val &= ~SD_CTL_STREAM_RESET;
1180 azx_sd_writeb(azx_dev, SD_CTL, val);
1181 udelay(3);
1182
1183 timeout = 300;
1184 /* waiting for hardware to report that the stream is out of reset */
1185 while (((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) &&
1186 --timeout)
1187 ;
fa00e046
JK		 1188
1189 /* reset first position - may not be synced with hw at this time */
1190 *azx_dev->posbuf = 0;
1dddab40 1191}
1da177e4 1192
1dddab40
TI		 1193/*
1194 * set up the SD for streaming
1195 */
1196static int azx_setup_controller(struct azx *chip, struct azx_dev *azx_dev)
1197{
1198 /* make sure the run bit is zero for SD */
1199 azx_stream_clear(chip, azx_dev);
1da177e4
LT		 1200 /* program the stream_tag */
1201 azx_sd_writel(azx_dev, SD_CTL,
d01ce99f 1202 (azx_sd_readl(azx_dev, SD_CTL) & ~SD_CTL_STREAM_TAG_MASK)|
1da177e4
LT		 1203 (azx_dev->stream_tag << SD_CTL_STREAM_TAG_SHIFT));
1204
1205 /* program the length of samples in cyclic buffer */
1206 azx_sd_writel(azx_dev, SD_CBL, azx_dev->bufsize);
1207
1208 /* program the stream format */
1209 /* this value needs to be the same as the one programmed */
1210 azx_sd_writew(azx_dev, SD_FORMAT, azx_dev->format_val);
1211
1212 /* program the stream LVI (last valid index) of the BDL */
1213 azx_sd_writew(azx_dev, SD_LVI, azx_dev->frags - 1);
1214
1215 /* program the BDL address */
1216 /* lower BDL address */
4ce107b9 1217 azx_sd_writel(azx_dev, SD_BDLPL, (u32)azx_dev->bdl.addr);
1da177e4 1218 /* upper BDL address */
766979e0 1219 azx_sd_writel(azx_dev, SD_BDLPU, upper_32_bits(azx_dev->bdl.addr));
1da177e4 1220
0be3b5d3 1221 /* enable the position buffer */
ee9d6b9a 1222 if (chip->position_fix == POS_FIX_POSBUF ||
0e153474
JC		 1223 chip->position_fix == POS_FIX_AUTO ||
1224 chip->via_dmapos_patch) {
ee9d6b9a
TI		 1225 if (!(azx_readl(chip, DPLBASE) & ICH6_DPLBASE_ENABLE))
1226 azx_writel(chip, DPLBASE,
1227 (u32)chip->posbuf.addr | ICH6_DPLBASE_ENABLE);
1228 }
c74db86b 1229
1da177e4 1230 /* set the interrupt enable bits in the descriptor control register */
d01ce99f
TI		 1231 azx_sd_writel(azx_dev, SD_CTL,
1232 azx_sd_readl(azx_dev, SD_CTL) | SD_INT_MASK);
1da177e4
LT		 1233
1234 return 0;
1235}
1236
6ce4a3bc
TI		 1237/*
1238 * Probe the given codec address
1239 */
1240static int probe_codec(struct azx *chip, int addr)
1241{
1242 unsigned int cmd = (addr << 28) | (AC_NODE_ROOT << 20) |
1243 (AC_VERB_PARAMETERS << 8) | AC_PAR_VENDOR_ID;
1244 unsigned int res;
1245
1246 chip->probing = 1;
1247 azx_send_cmd(chip->bus, cmd);
1248 res = azx_get_response(chip->bus);
1249 chip->probing = 0;
1250 if (res == -1)
1251 return -EIO;
4abc1cc2 1252 snd_printdd(SFX "codec #%d probed OK\n", addr);
6ce4a3bc
TI		 1253 return 0;
1254}
1255
33fa35ed
TI		 1256static int azx_attach_pcm_stream(struct hda_bus *bus, struct hda_codec *codec,
1257 struct hda_pcm *cpcm);
6ce4a3bc 1258static void azx_stop_chip(struct azx *chip);
1da177e4 1259
8dd78330
TI		 1260static void azx_bus_reset(struct hda_bus *bus)
1261{
1262 struct azx *chip = bus->private_data;
1263 int i;
1264
1265 bus->in_reset = 1;
1266 azx_stop_chip(chip);
1267 azx_init_chip(chip);
1268 if (chip->initialized) {
1269 for (i = 0; i < AZX_MAX_PCMS; i++)
1270 snd_pcm_suspend_all(chip->pcm[i]);
1271 snd_hda_suspend(chip->bus);
1272 snd_hda_resume(chip->bus);
1273 }
1274 bus->in_reset = 0;
1275}
1276
1da177e4
LT		 1277/*
1278 * Codec initialization
1279 */
1280
2f5983f2
TI		 1281/* number of codec slots for each chipset: 0 = default slots (i.e. 4) */
1282static unsigned int azx_max_codecs[AZX_NUM_DRIVERS] __devinitdata = {
f269002e 1283 [AZX_DRIVER_TERA] = 1,
a9995a35
TI		 1284};
1285
5aba4f8e 1286static int __devinit azx_codec_create(struct azx *chip, const char *model,
d4d9cd03 1287 int no_init)
1da177e4
LT		 1288{
1289 struct hda_bus_template bus_temp;
34c25350
TI		 1290 int c, codecs, err;
1291 int max_slots;
1da177e4
LT		 1292
1293 memset(&bus_temp, 0, sizeof(bus_temp));
1294 bus_temp.private_data = chip;
1295 bus_temp.modelname = model;
1296 bus_temp.pci = chip->pci;
111d3af5
TI		 1297 bus_temp.ops.command = azx_send_cmd;
1298 bus_temp.ops.get_response = azx_get_response;
176d5335 1299 bus_temp.ops.attach_pcm = azx_attach_pcm_stream;
8dd78330 1300 bus_temp.ops.bus_reset = azx_bus_reset;
cb53c626 1301#ifdef CONFIG_SND_HDA_POWER_SAVE
11cd41b8 1302 bus_temp.power_save = &power_save;
cb53c626
TI		 1303 bus_temp.ops.pm_notify = azx_power_notify;
1304#endif
1da177e4 1305
d01ce99f
TI		 1306 err = snd_hda_bus_new(chip->card, &bus_temp, &chip->bus);
1307 if (err < 0)
1da177e4
LT		 1308 return err;
1309
dc9c8e21
WN		 1310 if (chip->driver_type == AZX_DRIVER_NVIDIA)
1311 chip->bus->needs_damn_long_delay = 1;
1312
34c25350 1313 codecs = 0;
2f5983f2
TI		 1314 max_slots = azx_max_codecs[chip->driver_type];
1315 if (!max_slots)
1316 max_slots = AZX_MAX_CODECS;
6ce4a3bc
TI		 1317
1318 /* First try to probe all given codec slots */
1319 for (c = 0; c < max_slots; c++) {
f1eaaeec 1320 if ((chip->codec_mask & (1 << c)) & chip->codec_probe_mask) {
6ce4a3bc
TI		 1321 if (probe_codec(chip, c) < 0) {
1322 /* Some BIOSen give you wrong codec addresses
1323 * that don't exist
1324 */
4abc1cc2
TI		 1325 snd_printk(KERN_WARNING SFX
1326 "Codec #%d probe error; "
6ce4a3bc
TI		 1327 "disabling it...\n", c);
1328 chip->codec_mask &= ~(1 << c);
1329 /* More badly, accessing to a non-existing
1330 * codec often screws up the controller chip,
1331 * and distrubs the further communications.
1332 * Thus if an error occurs during probing,
1333 * better to reset the controller chip to
1334 * get back to the sanity state.
1335 */
1336 azx_stop_chip(chip);
1337 azx_init_chip(chip);
1338 }
1339 }
1340 }
1341
1342 /* Then create codec instances */
34c25350 1343 for (c = 0; c < max_slots; c++) {
f1eaaeec 1344 if ((chip->codec_mask & (1 << c)) & chip->codec_probe_mask) {
bccad14e 1345 struct hda_codec *codec;
d4d9cd03 1346 err = snd_hda_codec_new(chip->bus, c, !no_init, &codec);
1da177e4
LT		 1347 if (err < 0)
1348 continue;
1349 codecs++;
19a982b6
TI		 1350 }
1351 }
1352 if (!codecs) {
1da177e4
LT		 1353 snd_printk(KERN_ERR SFX "no codecs initialized\n");
1354 return -ENXIO;
1355 }
1356
1357 return 0;
1358}
1359
1360
1361/*
1362 * PCM support
1363 */
1364
1365/* assign a stream for the PCM */
a98f90fd 1366static inline struct azx_dev *azx_assign_device(struct azx *chip, int stream)
1da177e4 1367{
07e4ca50
TI		 1368 int dev, i, nums;
1369 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
1370 dev = chip->playback_index_offset;
1371 nums = chip->playback_streams;
1372 } else {
1373 dev = chip->capture_index_offset;
1374 nums = chip->capture_streams;
1375 }
1376 for (i = 0; i < nums; i++, dev++)
d01ce99f 1377 if (!chip->azx_dev[dev].opened) {
1da177e4
LT		 1378 chip->azx_dev[dev].opened = 1;
1379 return &chip->azx_dev[dev];
1380 }
1381 return NULL;
1382}
1383
1384/* release the assigned stream */
a98f90fd 1385static inline void azx_release_device(struct azx_dev *azx_dev)
1da177e4
LT		 1386{
1387 azx_dev->opened = 0;
1388}
1389
a98f90fd 1390static struct snd_pcm_hardware azx_pcm_hw = {
d01ce99f
TI		 1391 .info = (SNDRV_PCM_INFO_MMAP |
1392 SNDRV_PCM_INFO_INTERLEAVED |
1da177e4
LT		 1393 SNDRV_PCM_INFO_BLOCK_TRANSFER |
1394 SNDRV_PCM_INFO_MMAP_VALID |
927fc866
PM		 1395 /* No full-resume yet implemented */
1396 /* SNDRV_PCM_INFO_RESUME |*/
850f0e52
TI		 1397 SNDRV_PCM_INFO_PAUSE |
1398 SNDRV_PCM_INFO_SYNC_START),
1da177e4
LT		 1399 .formats = SNDRV_PCM_FMTBIT_S16_LE,
1400 .rates = SNDRV_PCM_RATE_48000,
1401 .rate_min = 48000,
1402 .rate_max = 48000,
1403 .channels_min = 2,
1404 .channels_max = 2,
1405 .buffer_bytes_max = AZX_MAX_BUF_SIZE,
1406 .period_bytes_min = 128,
1407 .period_bytes_max = AZX_MAX_BUF_SIZE / 2,
1408 .periods_min = 2,
1409 .periods_max = AZX_MAX_FRAG,
1410 .fifo_size = 0,
1411};
1412
1413struct azx_pcm {
a98f90fd 1414 struct azx *chip;
1da177e4
LT		 1415 struct hda_codec *codec;
1416 struct hda_pcm_stream *hinfo[2];
1417};
1418
a98f90fd 1419static int azx_pcm_open(struct snd_pcm_substream *substream)
1da177e4
LT		 1420{
1421 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1422 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
a98f90fd
TI		 1423 struct azx *chip = apcm->chip;
1424 struct azx_dev *azx_dev;
1425 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1426 unsigned long flags;
1427 int err;
1428
62932df8 1429 mutex_lock(&chip->open_mutex);
1da177e4
LT		 1430 azx_dev = azx_assign_device(chip, substream->stream);
1431 if (azx_dev == NULL) {
62932df8 1432 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 1433 return -EBUSY;
1434 }
1435 runtime->hw = azx_pcm_hw;
1436 runtime->hw.channels_min = hinfo->channels_min;
1437 runtime->hw.channels_max = hinfo->channels_max;
1438 runtime->hw.formats = hinfo->formats;
1439 runtime->hw.rates = hinfo->rates;
1440 snd_pcm_limit_hw_rates(runtime);
1441 snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS);
5f1545bc
JD		 1442 snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES,
1443 128);
1444 snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
1445 128);
cb53c626 1446 snd_hda_power_up(apcm->codec);
d01ce99f
TI		 1447 err = hinfo->ops.open(hinfo, apcm->codec, substream);
1448 if (err < 0) {
1da177e4 1449 azx_release_device(azx_dev);
cb53c626 1450 snd_hda_power_down(apcm->codec);
62932df8 1451 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 1452 return err;
1453 }
1454 spin_lock_irqsave(&chip->reg_lock, flags);
1455 azx_dev->substream = substream;
1456 azx_dev->running = 0;
1457 spin_unlock_irqrestore(&chip->reg_lock, flags);
1458
1459 runtime->private_data = azx_dev;
850f0e52 1460 snd_pcm_set_sync(substream);
62932df8 1461 mutex_unlock(&chip->open_mutex);
1dddab40 1462
1da177e4
LT		 1463 return 0;
1464}
1465
a98f90fd 1466static int azx_pcm_close(struct snd_pcm_substream *substream)
1da177e4
LT		 1467{
1468 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1469 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
a98f90fd
TI		 1470 struct azx *chip = apcm->chip;
1471 struct azx_dev *azx_dev = get_azx_dev(substream);
1da177e4
LT		 1472 unsigned long flags;
1473
62932df8 1474 mutex_lock(&chip->open_mutex);
1da177e4
LT		 1475 spin_lock_irqsave(&chip->reg_lock, flags);
1476 azx_dev->substream = NULL;
1477 azx_dev->running = 0;
1478 spin_unlock_irqrestore(&chip->reg_lock, flags);
1479 azx_release_device(azx_dev);
1480 hinfo->ops.close(hinfo, apcm->codec, substream);
cb53c626 1481 snd_hda_power_down(apcm->codec);
62932df8 1482 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 1483 return 0;
1484}
1485
d01ce99f
TI		 1486static int azx_pcm_hw_params(struct snd_pcm_substream *substream,
1487 struct snd_pcm_hw_params *hw_params)
1da177e4 1488{
97b71c94
TI		 1489 struct azx_dev *azx_dev = get_azx_dev(substream);
1490
1491 azx_dev->bufsize = 0;
1492 azx_dev->period_bytes = 0;
1493 azx_dev->format_val = 0;
d01ce99f
TI		 1494 return snd_pcm_lib_malloc_pages(substream,
1495 params_buffer_bytes(hw_params));
1da177e4
LT		 1496}
1497
a98f90fd 1498static int azx_pcm_hw_free(struct snd_pcm_substream *substream)
1da177e4
LT		 1499{
1500 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
a98f90fd 1501 struct azx_dev *azx_dev = get_azx_dev(substream);
1da177e4
LT		 1502 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
1503
1504 /* reset BDL address */
1505 azx_sd_writel(azx_dev, SD_BDLPL, 0);
1506 azx_sd_writel(azx_dev, SD_BDLPU, 0);
1507 azx_sd_writel(azx_dev, SD_CTL, 0);
97b71c94
TI		 1508 azx_dev->bufsize = 0;
1509 azx_dev->period_bytes = 0;
1510 azx_dev->format_val = 0;
1da177e4
LT		 1511
1512 hinfo->ops.cleanup(hinfo, apcm->codec, substream);
1513
1514 return snd_pcm_lib_free_pages(substream);
1515}
1516
a98f90fd 1517static int azx_pcm_prepare(struct snd_pcm_substream *substream)
1da177e4
LT		 1518{
1519 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
a98f90fd
TI		 1520 struct azx *chip = apcm->chip;
1521 struct azx_dev *azx_dev = get_azx_dev(substream);
1da177e4 1522 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
a98f90fd 1523 struct snd_pcm_runtime *runtime = substream->runtime;
97b71c94
TI		 1524 unsigned int bufsize, period_bytes, format_val;
1525 int err;
1da177e4 1526
fa00e046 1527 azx_stream_reset(chip, azx_dev);
97b71c94
TI		 1528 format_val = snd_hda_calc_stream_format(runtime->rate,
1529 runtime->channels,
1530 runtime->format,
1531 hinfo->maxbps);
1532 if (!format_val) {
d01ce99f
TI		 1533 snd_printk(KERN_ERR SFX
1534 "invalid format_val, rate=%d, ch=%d, format=%d\n",
1da177e4
LT		 1535 runtime->rate, runtime->channels, runtime->format);
1536 return -EINVAL;
1537 }
1538
97b71c94
TI		 1539 bufsize = snd_pcm_lib_buffer_bytes(substream);
1540 period_bytes = snd_pcm_lib_period_bytes(substream);
1541
4abc1cc2 1542 snd_printdd(SFX "azx_pcm_prepare: bufsize=0x%x, format=0x%x\n",
97b71c94
TI		 1543 bufsize, format_val);
1544
1545 if (bufsize != azx_dev->bufsize ||
1546 period_bytes != azx_dev->period_bytes ||
1547 format_val != azx_dev->format_val) {
1548 azx_dev->bufsize = bufsize;
1549 azx_dev->period_bytes = period_bytes;
1550 azx_dev->format_val = format_val;
1551 err = azx_setup_periods(chip, substream, azx_dev);
1552 if (err < 0)
1553 return err;
1554 }
1555
fa00e046
JK		 1556 azx_dev->min_jiffies = (runtime->period_size * HZ) /
1557 (runtime->rate * 2);
1da177e4
LT		 1558 azx_setup_controller(chip, azx_dev);
1559 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
1560 azx_dev->fifo_size = azx_sd_readw(azx_dev, SD_FIFOSIZE) + 1;
1561 else
1562 azx_dev->fifo_size = 0;
1563
1564 return hinfo->ops.prepare(hinfo, apcm->codec, azx_dev->stream_tag,
1565 azx_dev->format_val, substream);
1566}
1567
a98f90fd 1568static int azx_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
1da177e4
LT		 1569{
1570 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
a98f90fd 1571 struct azx *chip = apcm->chip;
850f0e52
TI		 1572 struct azx_dev *azx_dev;
1573 struct snd_pcm_substream *s;
fa00e046 1574 int rstart = 0, start, nsync = 0, sbits = 0;
850f0e52 1575 int nwait, timeout;
1da177e4 1576
1da177e4 1577 switch (cmd) {
fa00e046
JK		 1578 case SNDRV_PCM_TRIGGER_START:
1579 rstart = 1;
1da177e4
LT		 1580 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
1581 case SNDRV_PCM_TRIGGER_RESUME:
850f0e52 1582 start = 1;
1da177e4
LT		 1583 break;
1584 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
47123197 1585 case SNDRV_PCM_TRIGGER_SUSPEND:
1da177e4 1586 case SNDRV_PCM_TRIGGER_STOP:
850f0e52 1587 start = 0;
1da177e4
LT		 1588 break;
1589 default:
850f0e52
TI		 1590 return -EINVAL;
1591 }
1592
1593 snd_pcm_group_for_each_entry(s, substream) {
1594 if (s->pcm->card != substream->pcm->card)
1595 continue;
1596 azx_dev = get_azx_dev(s);
1597 sbits |= 1 << azx_dev->index;
1598 nsync++;
1599 snd_pcm_trigger_done(s, substream);
1600 }
1601
1602 spin_lock(&chip->reg_lock);
1603 if (nsync > 1) {
1604 /* first, set SYNC bits of corresponding streams */
1605 azx_writel(chip, SYNC, azx_readl(chip, SYNC) | sbits);
1606 }
1607 snd_pcm_group_for_each_entry(s, substream) {
1608 if (s->pcm->card != substream->pcm->card)
1609 continue;
1610 azx_dev = get_azx_dev(s);
fa00e046
JK		 1611 if (rstart) {
1612 azx_dev->start_flag = 1;
1613 azx_dev->start_jiffies = jiffies + azx_dev->min_jiffies;
1614 }
850f0e52
TI		 1615 if (start)
1616 azx_stream_start(chip, azx_dev);
1617 else
1618 azx_stream_stop(chip, azx_dev);
1619 azx_dev->running = start;
1da177e4
LT		 1620 }
1621 spin_unlock(&chip->reg_lock);
850f0e52
TI		 1622 if (start) {
1623 if (nsync == 1)
1624 return 0;
1625 /* wait until all FIFOs get ready */
1626 for (timeout = 5000; timeout; timeout--) {
1627 nwait = 0;
1628 snd_pcm_group_for_each_entry(s, substream) {
1629 if (s->pcm->card != substream->pcm->card)
1630 continue;
1631 azx_dev = get_azx_dev(s);
1632 if (!(azx_sd_readb(azx_dev, SD_STS) &
1633 SD_STS_FIFO_READY))
1634 nwait++;
1635 }
1636 if (!nwait)
1637 break;
1638 cpu_relax();
1639 }
1640 } else {
1641 /* wait until all RUN bits are cleared */
1642 for (timeout = 5000; timeout; timeout--) {
1643 nwait = 0;
1644 snd_pcm_group_for_each_entry(s, substream) {
1645 if (s->pcm->card != substream->pcm->card)
1646 continue;
1647 azx_dev = get_azx_dev(s);
1648 if (azx_sd_readb(azx_dev, SD_CTL) &
1649 SD_CTL_DMA_START)
1650 nwait++;
1651 }
1652 if (!nwait)
1653 break;
1654 cpu_relax();
1655 }
1da177e4 1656 }
850f0e52
TI		 1657 if (nsync > 1) {
1658 spin_lock(&chip->reg_lock);
1659 /* reset SYNC bits */
1660 azx_writel(chip, SYNC, azx_readl(chip, SYNC) & ~sbits);
1661 spin_unlock(&chip->reg_lock);
1662 }
1663 return 0;
1da177e4
LT		 1664}
1665
0e153474
JC		 1666/* get the current DMA position with correction on VIA chips */
1667static unsigned int azx_via_get_position(struct azx *chip,
1668 struct azx_dev *azx_dev)
1669{
1670 unsigned int link_pos, mini_pos, bound_pos;
1671 unsigned int mod_link_pos, mod_dma_pos, mod_mini_pos;
1672 unsigned int fifo_size;
1673
1674 link_pos = azx_sd_readl(azx_dev, SD_LPIB);
1675 if (azx_dev->index >= 4) {
1676 /* Playback, no problem using link position */
1677 return link_pos;
1678 }
1679
1680 /* Capture */
1681 /* For new chipset,
1682 * use mod to get the DMA position just like old chipset
1683 */
1684 mod_dma_pos = le32_to_cpu(*azx_dev->posbuf);
1685 mod_dma_pos %= azx_dev->period_bytes;
1686
1687 /* azx_dev->fifo_size can't get FIFO size of in stream.
1688 * Get from base address + offset.
1689 */
1690 fifo_size = readw(chip->remap_addr + VIA_IN_STREAM0_FIFO_SIZE_OFFSET);
1691
1692 if (azx_dev->insufficient) {
1693 /* Link position never gather than FIFO size */
1694 if (link_pos <= fifo_size)
1695 return 0;
1696
1697 azx_dev->insufficient = 0;
1698 }
1699
1700 if (link_pos <= fifo_size)
1701 mini_pos = azx_dev->bufsize + link_pos - fifo_size;
1702 else
1703 mini_pos = link_pos - fifo_size;
1704
1705 /* Find nearest previous boudary */
1706 mod_mini_pos = mini_pos % azx_dev->period_bytes;
1707 mod_link_pos = link_pos % azx_dev->period_bytes;
1708 if (mod_link_pos >= fifo_size)
1709 bound_pos = link_pos - mod_link_pos;
1710 else if (mod_dma_pos >= mod_mini_pos)
1711 bound_pos = mini_pos - mod_mini_pos;
1712 else {
1713 bound_pos = mini_pos - mod_mini_pos + azx_dev->period_bytes;
1714 if (bound_pos >= azx_dev->bufsize)
1715 bound_pos = 0;
1716 }
1717
1718 /* Calculate real DMA position we want */
1719 return bound_pos + mod_dma_pos;
1720}
1721
9ad593f6
TI		 1722static unsigned int azx_get_position(struct azx *chip,
1723 struct azx_dev *azx_dev)
1da177e4 1724{
1da177e4
LT		 1725 unsigned int pos;
1726
0e153474
JC		 1727 if (chip->via_dmapos_patch)
1728 pos = azx_via_get_position(chip, azx_dev);
1729 else if (chip->position_fix == POS_FIX_POSBUF ||
1730 chip->position_fix == POS_FIX_AUTO) {
c74db86b 1731 /* use the position buffer */
929861c6 1732 pos = le32_to_cpu(*azx_dev->posbuf);
c74db86b
TI		 1733 } else {
1734 /* read LPIB */
1735 pos = azx_sd_readl(azx_dev, SD_LPIB);
c74db86b 1736 }
1da177e4
LT		 1737 if (pos >= azx_dev->bufsize)
1738 pos = 0;
9ad593f6
TI		 1739 return pos;
1740}
1741
1742static snd_pcm_uframes_t azx_pcm_pointer(struct snd_pcm_substream *substream)
1743{
1744 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1745 struct azx *chip = apcm->chip;
1746 struct azx_dev *azx_dev = get_azx_dev(substream);
1747 return bytes_to_frames(substream->runtime,
1748 azx_get_position(chip, azx_dev));
1749}
1750
1751/*
1752 * Check whether the current DMA position is acceptable for updating
1753 * periods. Returns non-zero if it's OK.
1754 *
1755 * Many HD-audio controllers appear pretty inaccurate about
1756 * the update-IRQ timing. The IRQ is issued before actually the
1757 * data is processed. So, we need to process it afterwords in a
1758 * workqueue.
1759 */
1760static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev)
1761{
1762 unsigned int pos;
1763
fa00e046
JK		 1764 if (azx_dev->start_flag &&
1765 time_before_eq(jiffies, azx_dev->start_jiffies))
1766 return -1; /* bogus (too early) interrupt */
1767 azx_dev->start_flag = 0;
1768
9ad593f6
TI		 1769 pos = azx_get_position(chip, azx_dev);
1770 if (chip->position_fix == POS_FIX_AUTO) {
1771 if (!pos) {
1772 printk(KERN_WARNING
1773 "hda-intel: Invalid position buffer, "
1774 "using LPIB read method instead.\n");
d2e1c973 1775 chip->position_fix = POS_FIX_LPIB;
9ad593f6
TI		 1776 pos = azx_get_position(chip, azx_dev);
1777 } else
1778 chip->position_fix = POS_FIX_POSBUF;
1779 }
1780
a62741cf
TI		 1781 if (!bdl_pos_adj[chip->dev_index])
1782 return 1; /* no delayed ack */
9ad593f6
TI		 1783 if (pos % azx_dev->period_bytes > azx_dev->period_bytes / 2)
1784 return 0; /* NG - it's below the period boundary */
1785 return 1; /* OK, it's fine */
1786}
1787
1788/*
1789 * The work for pending PCM period updates.
1790 */
1791static void azx_irq_pending_work(struct work_struct *work)
1792{
1793 struct azx *chip = container_of(work, struct azx, irq_pending_work);
1794 int i, pending;
1795
a6a950a8
TI		 1796 if (!chip->irq_pending_warned) {
1797 printk(KERN_WARNING
1798 "hda-intel: IRQ timing workaround is activated "
1799 "for card #%d. Suggest a bigger bdl_pos_adj.\n",
1800 chip->card->number);
1801 chip->irq_pending_warned = 1;
1802 }
1803
9ad593f6
TI		 1804 for (;;) {
1805 pending = 0;
1806 spin_lock_irq(&chip->reg_lock);
1807 for (i = 0; i < chip->num_streams; i++) {
1808 struct azx_dev *azx_dev = &chip->azx_dev[i];
1809 if (!azx_dev->irq_pending ||
1810 !azx_dev->substream ||
1811 !azx_dev->running)
1812 continue;
1813 if (azx_position_ok(chip, azx_dev)) {
1814 azx_dev->irq_pending = 0;
1815 spin_unlock(&chip->reg_lock);
1816 snd_pcm_period_elapsed(azx_dev->substream);
1817 spin_lock(&chip->reg_lock);
1818 } else
1819 pending++;
1820 }
1821 spin_unlock_irq(&chip->reg_lock);
1822 if (!pending)
1823 return;
1824 cond_resched();
1825 }
1826}
1827
1828/* clear irq_pending flags and assure no on-going workq */
1829static void azx_clear_irq_pending(struct azx *chip)
1830{
1831 int i;
1832
1833 spin_lock_irq(&chip->reg_lock);
1834 for (i = 0; i < chip->num_streams; i++)
1835 chip->azx_dev[i].irq_pending = 0;
1836 spin_unlock_irq(&chip->reg_lock);
1da177e4
LT		 1837}
1838
a98f90fd 1839static struct snd_pcm_ops azx_pcm_ops = {
1da177e4
LT		 1840 .open = azx_pcm_open,
1841 .close = azx_pcm_close,
1842 .ioctl = snd_pcm_lib_ioctl,
1843 .hw_params = azx_pcm_hw_params,
1844 .hw_free = azx_pcm_hw_free,
1845 .prepare = azx_pcm_prepare,
1846 .trigger = azx_pcm_trigger,
1847 .pointer = azx_pcm_pointer,
4ce107b9 1848 .page = snd_pcm_sgbuf_ops_page,
1da177e4
LT		 1849};
1850
a98f90fd 1851static void azx_pcm_free(struct snd_pcm *pcm)
1da177e4 1852{
176d5335
TI		 1853 struct azx_pcm *apcm = pcm->private_data;
1854 if (apcm) {
1855 apcm->chip->pcm[pcm->device] = NULL;
1856 kfree(apcm);
1857 }
1da177e4
LT		 1858}
1859
176d5335 1860static int
33fa35ed
TI		 1861azx_attach_pcm_stream(struct hda_bus *bus, struct hda_codec *codec,
1862 struct hda_pcm *cpcm)
1da177e4 1863{
33fa35ed 1864 struct azx *chip = bus->private_data;
a98f90fd 1865 struct snd_pcm *pcm;
1da177e4 1866 struct azx_pcm *apcm;
176d5335
TI		 1867 int pcm_dev = cpcm->device;
1868 int s, err;
1da177e4 1869
176d5335
TI		 1870 if (pcm_dev >= AZX_MAX_PCMS) {
1871 snd_printk(KERN_ERR SFX "Invalid PCM device number %d\n",
1872 pcm_dev);
da3cec35 1873 return -EINVAL;
176d5335
TI		 1874 }
1875 if (chip->pcm[pcm_dev]) {
1876 snd_printk(KERN_ERR SFX "PCM %d already exists\n", pcm_dev);
1877 return -EBUSY;
1878 }
1879 err = snd_pcm_new(chip->card, cpcm->name, pcm_dev,
1880 cpcm->stream[SNDRV_PCM_STREAM_PLAYBACK].substreams,
1881 cpcm->stream[SNDRV_PCM_STREAM_CAPTURE].substreams,
1da177e4
LT		 1882 &pcm);
1883 if (err < 0)
1884 return err;
18cb7109 1885 strlcpy(pcm->name, cpcm->name, sizeof(pcm->name));
176d5335 1886 apcm = kzalloc(sizeof(*apcm), GFP_KERNEL);
1da177e4
LT		 1887 if (apcm == NULL)
1888 return -ENOMEM;
1889 apcm->chip = chip;
1890 apcm->codec = codec;
1da177e4
LT		 1891 pcm->private_data = apcm;
1892 pcm->private_free = azx_pcm_free;
176d5335
TI		 1893 if (cpcm->pcm_type == HDA_PCM_TYPE_MODEM)
1894 pcm->dev_class = SNDRV_PCM_CLASS_MODEM;
1895 chip->pcm[pcm_dev] = pcm;
1896 cpcm->pcm = pcm;
1897 for (s = 0; s < 2; s++) {
1898 apcm->hinfo[s] = &cpcm->stream[s];
1899 if (cpcm->stream[s].substreams)
1900 snd_pcm_set_ops(pcm, s, &azx_pcm_ops);
1901 }
1902 /* buffer pre-allocation */
4ce107b9 1903 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV_SG,
1da177e4 1904 snd_dma_pci_data(chip->pci),
fc4abee8 1905 1024 * 64, 32 * 1024 * 1024);
1da177e4
LT		 1906 return 0;
1907}
1908
1909/*
1910 * mixer creation - all stuff is implemented in hda module
1911 */
a98f90fd 1912static int __devinit azx_mixer_create(struct azx *chip)
1da177e4
LT		 1913{
1914 return snd_hda_build_controls(chip->bus);
1915}
1916
1917
1918/*
1919 * initialize SD streams
1920 */
a98f90fd 1921static int __devinit azx_init_stream(struct azx *chip)
1da177e4
LT		 1922{
1923 int i;
1924
1925 /* initialize each stream (aka device)
d01ce99f
TI		 1926 * assign the starting bdl address to each stream (device)
1927 * and initialize
1da177e4 1928 */
07e4ca50 1929 for (i = 0; i < chip->num_streams; i++) {
a98f90fd 1930 struct azx_dev *azx_dev = &chip->azx_dev[i];
929861c6 1931 azx_dev->posbuf = (u32 __iomem *)(chip->posbuf.area + i * 8);
1da177e4
LT		 1932 /* offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
1933 azx_dev->sd_addr = chip->remap_addr + (0x20 * i + 0x80);
1934 /* int mask: SDI0=0x01, SDI1=0x02, ... SDO3=0x80 */
1935 azx_dev->sd_int_sta_mask = 1 << i;
1936 /* stream tag: must be non-zero and unique */
1937 azx_dev->index = i;
1938 azx_dev->stream_tag = i + 1;
1939 }
1940
1941 return 0;
1942}
1943
68e7fffc
TI		 1944static int azx_acquire_irq(struct azx *chip, int do_disconnect)
1945{
437a5a46
TI		 1946 if (request_irq(chip->pci->irq, azx_interrupt,
1947 chip->msi ? 0 : IRQF_SHARED,
68e7fffc
TI		 1948 "HDA Intel", chip)) {
1949 printk(KERN_ERR "hda-intel: unable to grab IRQ %d, "
1950 "disabling device\n", chip->pci->irq);
1951 if (do_disconnect)
1952 snd_card_disconnect(chip->card);
1953 return -1;
1954 }
1955 chip->irq = chip->pci->irq;
69e13418 1956 pci_intx(chip->pci, !chip->msi);
68e7fffc
TI		 1957 return 0;
1958}
1959
1da177e4 1960
cb53c626
TI		 1961static void azx_stop_chip(struct azx *chip)
1962{
95e99fda 1963 if (!chip->initialized)
cb53c626
TI		 1964 return;
1965
1966 /* disable interrupts */
1967 azx_int_disable(chip);
1968 azx_int_clear(chip);
1969
1970 /* disable CORB/RIRB */
1971 azx_free_cmd_io(chip);
1972
1973 /* disable position buffer */
1974 azx_writel(chip, DPLBASE, 0);
1975 azx_writel(chip, DPUBASE, 0);
1976
1977 chip->initialized = 0;
1978}
1979
1980#ifdef CONFIG_SND_HDA_POWER_SAVE
1981/* power-up/down the controller */
33fa35ed 1982static void azx_power_notify(struct hda_bus *bus)
cb53c626 1983{
33fa35ed 1984 struct azx *chip = bus->private_data;
cb53c626
TI		 1985 struct hda_codec *c;
1986 int power_on = 0;
1987
33fa35ed 1988 list_for_each_entry(c, &bus->codec_list, list) {
cb53c626
TI		 1989 if (c->power_on) {
1990 power_on = 1;
1991 break;
1992 }
1993 }
1994 if (power_on)
1995 azx_init_chip(chip);
dee1b66c 1996 else if (chip->running && power_save_controller)
cb53c626 1997 azx_stop_chip(chip);
cb53c626 1998}
5c0b9bec
TI		 1999#endif /* CONFIG_SND_HDA_POWER_SAVE */
2000
2001#ifdef CONFIG_PM
2002/*
2003 * power management
2004 */
986862bd
TI		 2005
2006static int snd_hda_codecs_inuse(struct hda_bus *bus)
2007{
2008 struct hda_codec *codec;
2009
2010 list_for_each_entry(codec, &bus->codec_list, list) {
2011 if (snd_hda_codec_needs_resume(codec))
2012 return 1;
2013 }
2014 return 0;
2015}
cb53c626 2016
421a1252 2017static int azx_suspend(struct pci_dev *pci, pm_message_t state)
1da177e4 2018{
421a1252
TI		 2019 struct snd_card *card = pci_get_drvdata(pci);
2020 struct azx *chip = card->private_data;
1da177e4
LT		 2021 int i;
2022
421a1252 2023 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
9ad593f6 2024 azx_clear_irq_pending(chip);
7ba72ba1 2025 for (i = 0; i < AZX_MAX_PCMS; i++)
421a1252 2026 snd_pcm_suspend_all(chip->pcm[i]);
0b7a2e9c 2027 if (chip->initialized)
8dd78330 2028 snd_hda_suspend(chip->bus);
cb53c626 2029 azx_stop_chip(chip);
30b35399 2030 if (chip->irq >= 0) {
43001c95 2031 free_irq(chip->irq, chip);
30b35399
TI		 2032 chip->irq = -1;
2033 }
68e7fffc 2034 if (chip->msi)
43001c95 2035 pci_disable_msi(chip->pci);
421a1252
TI		 2036 pci_disable_device(pci);
2037 pci_save_state(pci);
30b35399 2038 pci_set_power_state(pci, pci_choose_state(pci, state));
1da177e4
LT		 2039 return 0;
2040}
2041
421a1252 2042static int azx_resume(struct pci_dev *pci)
1da177e4 2043{
421a1252
TI		 2044 struct snd_card *card = pci_get_drvdata(pci);
2045 struct azx *chip = card->private_data;
1da177e4 2046
d14a7e0b
TI		 2047 pci_set_power_state(pci, PCI_D0);
2048 pci_restore_state(pci);
30b35399
TI		 2049 if (pci_enable_device(pci) < 0) {
2050 printk(KERN_ERR "hda-intel: pci_enable_device failed, "
2051 "disabling device\n");
2052 snd_card_disconnect(card);
2053 return -EIO;
2054 }
2055 pci_set_master(pci);
68e7fffc
TI		 2056 if (chip->msi)
2057 if (pci_enable_msi(pci) < 0)
2058 chip->msi = 0;
2059 if (azx_acquire_irq(chip, 1) < 0)
30b35399 2060 return -EIO;
cb53c626 2061 azx_init_pci(chip);
d804ad92
ML		 2062
2063 if (snd_hda_codecs_inuse(chip->bus))
2064 azx_init_chip(chip);
2065
1da177e4 2066 snd_hda_resume(chip->bus);
421a1252 2067 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
1da177e4
LT		 2068 return 0;
2069}
2070#endif /* CONFIG_PM */
2071
2072
0cbf0098
TI		 2073/*
2074 * reboot notifier for hang-up problem at power-down
2075 */
2076static int azx_halt(struct notifier_block *nb, unsigned long event, void *buf)
2077{
2078 struct azx *chip = container_of(nb, struct azx, reboot_notifier);
2079 azx_stop_chip(chip);
2080 return NOTIFY_OK;
2081}
2082
2083static void azx_notifier_register(struct azx *chip)
2084{
2085 chip->reboot_notifier.notifier_call = azx_halt;
2086 register_reboot_notifier(&chip->reboot_notifier);
2087}
2088
2089static void azx_notifier_unregister(struct azx *chip)
2090{
2091 if (chip->reboot_notifier.notifier_call)
2092 unregister_reboot_notifier(&chip->reboot_notifier);
2093}
2094
1da177e4
LT		 2095/*
2096 * destructor
2097 */
a98f90fd 2098static int azx_free(struct azx *chip)
1da177e4 2099{
4ce107b9
TI		 2100 int i;
2101
0cbf0098
TI		 2102 azx_notifier_unregister(chip);
2103
ce43fbae 2104 if (chip->initialized) {
9ad593f6 2105 azx_clear_irq_pending(chip);
07e4ca50 2106 for (i = 0; i < chip->num_streams; i++)
1da177e4 2107 azx_stream_stop(chip, &chip->azx_dev[i]);
cb53c626 2108 azx_stop_chip(chip);
1da177e4
LT		 2109 }
2110
f000fd80 2111 if (chip->irq >= 0)
1da177e4 2112 free_irq(chip->irq, (void*)chip);
68e7fffc 2113 if (chip->msi)
30b35399 2114 pci_disable_msi(chip->pci);
f079c25a
TI		 2115 if (chip->remap_addr)
2116 iounmap(chip->remap_addr);
1da177e4 2117
4ce107b9
TI		 2118 if (chip->azx_dev) {
2119 for (i = 0; i < chip->num_streams; i++)
2120 if (chip->azx_dev[i].bdl.area)
2121 snd_dma_free_pages(&chip->azx_dev[i].bdl);
2122 }
1da177e4
LT		 2123 if (chip->rb.area)
2124 snd_dma_free_pages(&chip->rb);
1da177e4
LT		 2125 if (chip->posbuf.area)
2126 snd_dma_free_pages(&chip->posbuf);
1da177e4
LT		 2127 pci_release_regions(chip->pci);
2128 pci_disable_device(chip->pci);
07e4ca50 2129 kfree(chip->azx_dev);
1da177e4
LT		 2130 kfree(chip);
2131
2132 return 0;
2133}
2134
a98f90fd 2135static int azx_dev_free(struct snd_device *device)
1da177e4
LT		 2136{
2137 return azx_free(device->device_data);
2138}
2139
3372a153
TI		 2140/*
2141 * white/black-listing for position_fix
2142 */
623ec047 2143static struct snd_pci_quirk position_fix_list[] __devinitdata = {
d2e1c973
TI		 2144 SND_PCI_QUIRK(0x1028, 0x01cc, "Dell D820", POS_FIX_LPIB),
2145 SND_PCI_QUIRK(0x1028, 0x01de, "Dell Precision 390", POS_FIX_LPIB),
2146 SND_PCI_QUIRK(0x1043, 0x813d, "ASUS P5AD2", POS_FIX_LPIB),
3372a153
TI		 2147 {}
2148};
2149
2150static int __devinit check_position_fix(struct azx *chip, int fix)
2151{
2152 const struct snd_pci_quirk *q;
2153
c673ba1c
TI		 2154 switch (fix) {
2155 case POS_FIX_LPIB:
2156 case POS_FIX_POSBUF:
2157 return fix;
2158 }
2159
2160 /* Check VIA/ATI HD Audio Controller exist */
2161 switch (chip->driver_type) {
2162 case AZX_DRIVER_VIA:
2163 case AZX_DRIVER_ATI:
0e153474
JC		 2164 chip->via_dmapos_patch = 1;
2165 /* Use link position directly, avoid any transfer problem. */
2166 return POS_FIX_LPIB;
2167 }
2168 chip->via_dmapos_patch = 0;
2169
c673ba1c
TI		 2170 q = snd_pci_quirk_lookup(chip->pci, position_fix_list);
2171 if (q) {
2172 printk(KERN_INFO
2173 "hda_intel: position_fix set to %d "
2174 "for device %04x:%04x\n",
2175 q->value, q->subvendor, q->subdevice);
2176 return q->value;
3372a153 2177 }
c673ba1c 2178 return POS_FIX_AUTO;
3372a153
TI		 2179}
2180
669ba27a
TI		 2181/*
2182 * black-lists for probe_mask
2183 */
2184static struct snd_pci_quirk probe_mask_list[] __devinitdata = {
2185 /* Thinkpad often breaks the controller communication when accessing
2186 * to the non-working (or non-existing) modem codec slot.
2187 */
2188 SND_PCI_QUIRK(0x1014, 0x05b7, "Thinkpad Z60", 0x01),
2189 SND_PCI_QUIRK(0x17aa, 0x2010, "Thinkpad X/T/R60", 0x01),
2190 SND_PCI_QUIRK(0x17aa, 0x20ac, "Thinkpad X/T/R61", 0x01),
0edb9454
TI		 2191 /* broken BIOS */
2192 SND_PCI_QUIRK(0x1028, 0x20ac, "Dell Studio Desktop", 0x01),
ef1681d8
TI		 2193 /* including bogus ALC268 in slot#2 that conflicts with ALC888 */
2194 SND_PCI_QUIRK(0x17c0, 0x4085, "Medion MD96630", 0x01),
20db7cb0 2195 /* forced codec slots */
93574844 2196 SND_PCI_QUIRK(0x1043, 0x1262, "ASUS W5Fm", 0x103),
20db7cb0 2197 SND_PCI_QUIRK(0x1046, 0x1262, "ASUS W5F", 0x103),
669ba27a
TI		 2198 {}
2199};
2200
f1eaaeec
TI		 2201#define AZX_FORCE_CODEC_MASK 0x100
2202
5aba4f8e 2203static void __devinit check_probe_mask(struct azx *chip, int dev)
669ba27a
TI		 2204{
2205 const struct snd_pci_quirk *q;
2206
f1eaaeec
TI		 2207 chip->codec_probe_mask = probe_mask[dev];
2208 if (chip->codec_probe_mask == -1) {
669ba27a
TI		 2209 q = snd_pci_quirk_lookup(chip->pci, probe_mask_list);
2210 if (q) {
2211 printk(KERN_INFO
2212 "hda_intel: probe_mask set to 0x%x "
2213 "for device %04x:%04x\n",
2214 q->value, q->subvendor, q->subdevice);
f1eaaeec 2215 chip->codec_probe_mask = q->value;
669ba27a
TI		 2216 }
2217 }
f1eaaeec
TI		 2218
2219 /* check forced option */
2220 if (chip->codec_probe_mask != -1 &&
2221 (chip->codec_probe_mask & AZX_FORCE_CODEC_MASK)) {
2222 chip->codec_mask = chip->codec_probe_mask & 0xff;
2223 printk(KERN_INFO "hda_intel: codec_mask forced to 0x%x\n",
2224 chip->codec_mask);
2225 }
669ba27a
TI		 2226}
2227
2228
1da177e4
LT		 2229/*
2230 * constructor
2231 */
a98f90fd 2232static int __devinit azx_create(struct snd_card *card, struct pci_dev *pci,
5aba4f8e 2233 int dev, int driver_type,
a98f90fd 2234 struct azx **rchip)
1da177e4 2235{
a98f90fd 2236 struct azx *chip;
4ce107b9 2237 int i, err;
bcd72003 2238 unsigned short gcap;
a98f90fd 2239 static struct snd_device_ops ops = {
1da177e4
LT		 2240 .dev_free = azx_dev_free,
2241 };
2242
2243 *rchip = NULL;
bcd72003 2244
927fc866
PM		 2245 err = pci_enable_device(pci);
2246 if (err < 0)
1da177e4
LT		 2247 return err;
2248
e560d8d8 2249 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
927fc866 2250 if (!chip) {
1da177e4
LT		 2251 snd_printk(KERN_ERR SFX "cannot allocate chip\n");
2252 pci_disable_device(pci);
2253 return -ENOMEM;
2254 }
2255
2256 spin_lock_init(&chip->reg_lock);
62932df8 2257 mutex_init(&chip->open_mutex);
1da177e4
LT		 2258 chip->card = card;
2259 chip->pci = pci;
2260 chip->irq = -1;
07e4ca50 2261 chip->driver_type = driver_type;
134a11f0 2262 chip->msi = enable_msi;
555e219f 2263 chip->dev_index = dev;
9ad593f6 2264 INIT_WORK(&chip->irq_pending_work, azx_irq_pending_work);
1da177e4 2265
5aba4f8e
TI		 2266 chip->position_fix = check_position_fix(chip, position_fix[dev]);
2267 check_probe_mask(chip, dev);
3372a153 2268
27346166 2269 chip->single_cmd = single_cmd;
c74db86b 2270
5c0d7bc1
TI		 2271 if (bdl_pos_adj[dev] < 0) {
2272 switch (chip->driver_type) {
0c6341ac
TI		 2273 case AZX_DRIVER_ICH:
2274 bdl_pos_adj[dev] = 1;
5c0d7bc1
TI		 2275 break;
2276 default:
0c6341ac 2277 bdl_pos_adj[dev] = 32;
5c0d7bc1
TI		 2278 break;
2279 }
2280 }
2281
07e4ca50
TI		 2282#if BITS_PER_LONG != 64
2283 /* Fix up base address on ULI M5461 */
2284 if (chip->driver_type == AZX_DRIVER_ULI) {
2285 u16 tmp3;
2286 pci_read_config_word(pci, 0x40, &tmp3);
2287 pci_write_config_word(pci, 0x40, tmp3 | 0x10);
2288 pci_write_config_dword(pci, PCI_BASE_ADDRESS_1, 0);
2289 }
2290#endif
2291
927fc866
PM		 2292 err = pci_request_regions(pci, "ICH HD audio");
2293 if (err < 0) {
1da177e4
LT		 2294 kfree(chip);
2295 pci_disable_device(pci);
2296 return err;
2297 }
2298
927fc866 2299 chip->addr = pci_resource_start(pci, 0);
2f5ad54e 2300 chip->remap_addr = pci_ioremap_bar(pci, 0);
1da177e4
LT		 2301 if (chip->remap_addr == NULL) {
2302 snd_printk(KERN_ERR SFX "ioremap error\n");
2303 err = -ENXIO;
2304 goto errout;
2305 }
2306
68e7fffc
TI		 2307 if (chip->msi)
2308 if (pci_enable_msi(pci) < 0)
2309 chip->msi = 0;
7376d013 2310
68e7fffc 2311 if (azx_acquire_irq(chip, 0) < 0) {
1da177e4
LT		 2312 err = -EBUSY;
2313 goto errout;
2314 }
1da177e4
LT		 2315
2316 pci_set_master(pci);
2317 synchronize_irq(chip->irq);
2318
bcd72003 2319 gcap = azx_readw(chip, GCAP);
4abc1cc2 2320 snd_printdd(SFX "chipset global capabilities = 0x%x\n", gcap);
bcd72003 2321
09240cf4
TI		 2322 /* ATI chips seems buggy about 64bit DMA addresses */
2323 if (chip->driver_type == AZX_DRIVER_ATI)
b21fadb9 2324 gcap &= ~ICH6_GCAP_64OK;
09240cf4 2325
cf7aaca8 2326 /* allow 64bit DMA address if supported by H/W */
b21fadb9 2327 if ((gcap & ICH6_GCAP_64OK) && !pci_set_dma_mask(pci, DMA_BIT_MASK(64)))
e930438c 2328 pci_set_consistent_dma_mask(pci, DMA_BIT_MASK(64));
09240cf4 2329 else {
e930438c
YH		 2330 pci_set_dma_mask(pci, DMA_BIT_MASK(32));
2331 pci_set_consistent_dma_mask(pci, DMA_BIT_MASK(32));
09240cf4 2332 }
cf7aaca8 2333
8b6ed8e7
TI		 2334 /* read number of streams from GCAP register instead of using
2335 * hardcoded value
2336 */
2337 chip->capture_streams = (gcap >> 8) & 0x0f;
2338 chip->playback_streams = (gcap >> 12) & 0x0f;
2339 if (!chip->playback_streams && !chip->capture_streams) {
bcd72003
TD		 2340 /* gcap didn't give any info, switching to old method */
2341
2342 switch (chip->driver_type) {
2343 case AZX_DRIVER_ULI:
2344 chip->playback_streams = ULI_NUM_PLAYBACK;
2345 chip->capture_streams = ULI_NUM_CAPTURE;
bcd72003
TD		 2346 break;
2347 case AZX_DRIVER_ATIHDMI:
2348 chip->playback_streams = ATIHDMI_NUM_PLAYBACK;
2349 chip->capture_streams = ATIHDMI_NUM_CAPTURE;
bcd72003 2350 break;
c4da29ca 2351 case AZX_DRIVER_GENERIC:
bcd72003
TD		 2352 default:
2353 chip->playback_streams = ICH6_NUM_PLAYBACK;
2354 chip->capture_streams = ICH6_NUM_CAPTURE;
bcd72003
TD		 2355 break;
2356 }
07e4ca50 2357 }
8b6ed8e7
TI		 2358 chip->capture_index_offset = 0;
2359 chip->playback_index_offset = chip->capture_streams;
07e4ca50 2360 chip->num_streams = chip->playback_streams + chip->capture_streams;
d01ce99f
TI		 2361 chip->azx_dev = kcalloc(chip->num_streams, sizeof(*chip->azx_dev),
2362 GFP_KERNEL);
927fc866 2363 if (!chip->azx_dev) {
4abc1cc2 2364 snd_printk(KERN_ERR SFX "cannot malloc azx_dev\n");
07e4ca50
TI		 2365 goto errout;
2366 }
2367
4ce107b9
TI		 2368 for (i = 0; i < chip->num_streams; i++) {
2369 /* allocate memory for the BDL for each stream */
2370 err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
2371 snd_dma_pci_data(chip->pci),
2372 BDL_SIZE, &chip->azx_dev[i].bdl);
2373 if (err < 0) {
2374 snd_printk(KERN_ERR SFX "cannot allocate BDL\n");
2375 goto errout;
2376 }
1da177e4 2377 }
0be3b5d3 2378 /* allocate memory for the position buffer */
d01ce99f
TI		 2379 err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
2380 snd_dma_pci_data(chip->pci),
2381 chip->num_streams * 8, &chip->posbuf);
2382 if (err < 0) {
0be3b5d3
TI		 2383 snd_printk(KERN_ERR SFX "cannot allocate posbuf\n");
2384 goto errout;
1da177e4 2385 }
1da177e4 2386 /* allocate CORB/RIRB */
81740861
TI		 2387 err = azx_alloc_cmd_io(chip);
2388 if (err < 0)
2389 goto errout;
1da177e4
LT		 2390
2391 /* initialize streams */
2392 azx_init_stream(chip);
2393
2394 /* initialize chip */
cb53c626 2395 azx_init_pci(chip);
1da177e4
LT		 2396 azx_init_chip(chip);
2397
2398 /* codec detection */
927fc866 2399 if (!chip->codec_mask) {
1da177e4
LT		 2400 snd_printk(KERN_ERR SFX "no codecs found!\n");
2401 err = -ENODEV;
2402 goto errout;
2403 }
2404
d01ce99f
TI		 2405 err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops);
2406 if (err <0) {
1da177e4
LT		 2407 snd_printk(KERN_ERR SFX "Error creating device [card]!\n");
2408 goto errout;
2409 }
2410
07e4ca50 2411 strcpy(card->driver, "HDA-Intel");
18cb7109
TI		 2412 strlcpy(card->shortname, driver_short_names[chip->driver_type],
2413 sizeof(card->shortname));
2414 snprintf(card->longname, sizeof(card->longname),
2415 "%s at 0x%lx irq %i",
2416 card->shortname, chip->addr, chip->irq);
07e4ca50 2417
1da177e4
LT		 2418 *rchip = chip;
2419 return 0;
2420
2421 errout:
2422 azx_free(chip);
2423 return err;
2424}
2425
cb53c626
TI		 2426static void power_down_all_codecs(struct azx *chip)
2427{
2428#ifdef CONFIG_SND_HDA_POWER_SAVE
2429 /* The codecs were powered up in snd_hda_codec_new().
2430 * Now all initialization done, so turn them down if possible
2431 */
2432 struct hda_codec *codec;
2433 list_for_each_entry(codec, &chip->bus->codec_list, list) {
2434 snd_hda_power_down(codec);
2435 }
2436#endif
2437}
2438
d01ce99f
TI		 2439static int __devinit azx_probe(struct pci_dev *pci,
2440 const struct pci_device_id *pci_id)
1da177e4 2441{
5aba4f8e 2442 static int dev;
a98f90fd
TI		 2443 struct snd_card *card;
2444 struct azx *chip;
927fc866 2445 int err;
1da177e4 2446
5aba4f8e
TI		 2447 if (dev >= SNDRV_CARDS)
2448 return -ENODEV;
2449 if (!enable[dev]) {
2450 dev++;
2451 return -ENOENT;
2452 }
2453
e58de7ba
TI		 2454 err = snd_card_create(index[dev], id[dev], THIS_MODULE, 0, &card);
2455 if (err < 0) {
1da177e4 2456 snd_printk(KERN_ERR SFX "Error creating card!\n");
e58de7ba 2457 return err;
1da177e4
LT		 2458 }
2459
5aba4f8e 2460 err = azx_create(card, pci, dev, pci_id->driver_data, &chip);
41dda0fd
WF		 2461 if (err < 0)
2462 goto out_free;
421a1252 2463 card->private_data = chip;
1da177e4 2464
1da177e4 2465 /* create codec instances */
f1eaaeec 2466 err = azx_codec_create(chip, model[dev], probe_only[dev]);
41dda0fd
WF		 2467 if (err < 0)
2468 goto out_free;
1da177e4
LT		 2469
2470 /* create PCM streams */
176d5335 2471 err = snd_hda_build_pcms(chip->bus);
41dda0fd
WF		 2472 if (err < 0)
2473 goto out_free;
1da177e4
LT		 2474
2475 /* create mixer controls */
d01ce99f 2476 err = azx_mixer_create(chip);
41dda0fd
WF		 2477 if (err < 0)
2478 goto out_free;
1da177e4 2479
1da177e4
LT		 2480 snd_card_set_dev(card, &pci->dev);
2481
d01ce99f 2482 err = snd_card_register(card);
41dda0fd
WF		 2483 if (err < 0)
2484 goto out_free;
1da177e4
LT		 2485
2486 pci_set_drvdata(pci, card);
cb53c626
TI		 2487 chip->running = 1;
2488 power_down_all_codecs(chip);
0cbf0098 2489 azx_notifier_register(chip);
1da177e4 2490
e25bcdba 2491 dev++;
1da177e4 2492 return err;
41dda0fd
WF		 2493out_free:
2494 snd_card_free(card);
2495 return err;
1da177e4
LT		 2496}
2497
2498static void __devexit azx_remove(struct pci_dev *pci)
2499{
2500 snd_card_free(pci_get_drvdata(pci));
2501 pci_set_drvdata(pci, NULL);
2502}
2503
2504/* PCI IDs */
f40b6890 2505static struct pci_device_id azx_ids[] = {
87218e9c
TI		 2506 /* ICH 6..10 */
2507 { PCI_DEVICE(0x8086, 0x2668), .driver_data = AZX_DRIVER_ICH },
2508 { PCI_DEVICE(0x8086, 0x27d8), .driver_data = AZX_DRIVER_ICH },
2509 { PCI_DEVICE(0x8086, 0x269a), .driver_data = AZX_DRIVER_ICH },
2510 { PCI_DEVICE(0x8086, 0x284b), .driver_data = AZX_DRIVER_ICH },
abbc9d1b 2511 { PCI_DEVICE(0x8086, 0x2911), .driver_data = AZX_DRIVER_ICH },
87218e9c
TI		 2512 { PCI_DEVICE(0x8086, 0x293e), .driver_data = AZX_DRIVER_ICH },
2513 { PCI_DEVICE(0x8086, 0x293f), .driver_data = AZX_DRIVER_ICH },
2514 { PCI_DEVICE(0x8086, 0x3a3e), .driver_data = AZX_DRIVER_ICH },
2515 { PCI_DEVICE(0x8086, 0x3a6e), .driver_data = AZX_DRIVER_ICH },
b29c2360
SH		 2516 /* PCH */
2517 { PCI_DEVICE(0x8086, 0x3b56), .driver_data = AZX_DRIVER_ICH },
87218e9c
TI		 2518 /* SCH */
2519 { PCI_DEVICE(0x8086, 0x811b), .driver_data = AZX_DRIVER_SCH },
2520 /* ATI SB 450/600 */
2521 { PCI_DEVICE(0x1002, 0x437b), .driver_data = AZX_DRIVER_ATI },
2522 { PCI_DEVICE(0x1002, 0x4383), .driver_data = AZX_DRIVER_ATI },
2523 /* ATI HDMI */
2524 { PCI_DEVICE(0x1002, 0x793b), .driver_data = AZX_DRIVER_ATIHDMI },
2525 { PCI_DEVICE(0x1002, 0x7919), .driver_data = AZX_DRIVER_ATIHDMI },
2526 { PCI_DEVICE(0x1002, 0x960f), .driver_data = AZX_DRIVER_ATIHDMI },
9e6dd47b 2527 { PCI_DEVICE(0x1002, 0x970f), .driver_data = AZX_DRIVER_ATIHDMI },
87218e9c
TI		 2528 { PCI_DEVICE(0x1002, 0xaa00), .driver_data = AZX_DRIVER_ATIHDMI },
2529 { PCI_DEVICE(0x1002, 0xaa08), .driver_data = AZX_DRIVER_ATIHDMI },
2530 { PCI_DEVICE(0x1002, 0xaa10), .driver_data = AZX_DRIVER_ATIHDMI },
2531 { PCI_DEVICE(0x1002, 0xaa18), .driver_data = AZX_DRIVER_ATIHDMI },
2532 { PCI_DEVICE(0x1002, 0xaa20), .driver_data = AZX_DRIVER_ATIHDMI },
2533 { PCI_DEVICE(0x1002, 0xaa28), .driver_data = AZX_DRIVER_ATIHDMI },
2534 { PCI_DEVICE(0x1002, 0xaa30), .driver_data = AZX_DRIVER_ATIHDMI },
2535 { PCI_DEVICE(0x1002, 0xaa38), .driver_data = AZX_DRIVER_ATIHDMI },
2536 { PCI_DEVICE(0x1002, 0xaa40), .driver_data = AZX_DRIVER_ATIHDMI },
2537 { PCI_DEVICE(0x1002, 0xaa48), .driver_data = AZX_DRIVER_ATIHDMI },
2538 /* VIA VT8251/VT8237A */
2539 { PCI_DEVICE(0x1106, 0x3288), .driver_data = AZX_DRIVER_VIA },
2540 /* SIS966 */
2541 { PCI_DEVICE(0x1039, 0x7502), .driver_data = AZX_DRIVER_SIS },
2542 /* ULI M5461 */
2543 { PCI_DEVICE(0x10b9, 0x5461), .driver_data = AZX_DRIVER_ULI },
2544 /* NVIDIA MCP */
2545 { PCI_DEVICE(0x10de, 0x026c), .driver_data = AZX_DRIVER_NVIDIA },
2546 { PCI_DEVICE(0x10de, 0x0371), .driver_data = AZX_DRIVER_NVIDIA },
2547 { PCI_DEVICE(0x10de, 0x03e4), .driver_data = AZX_DRIVER_NVIDIA },
2548 { PCI_DEVICE(0x10de, 0x03f0), .driver_data = AZX_DRIVER_NVIDIA },
2549 { PCI_DEVICE(0x10de, 0x044a), .driver_data = AZX_DRIVER_NVIDIA },
2550 { PCI_DEVICE(0x10de, 0x044b), .driver_data = AZX_DRIVER_NVIDIA },
2551 { PCI_DEVICE(0x10de, 0x055c), .driver_data = AZX_DRIVER_NVIDIA },
2552 { PCI_DEVICE(0x10de, 0x055d), .driver_data = AZX_DRIVER_NVIDIA },
2553 { PCI_DEVICE(0x10de, 0x0774), .driver_data = AZX_DRIVER_NVIDIA },
2554 { PCI_DEVICE(0x10de, 0x0775), .driver_data = AZX_DRIVER_NVIDIA },
2555 { PCI_DEVICE(0x10de, 0x0776), .driver_data = AZX_DRIVER_NVIDIA },
2556 { PCI_DEVICE(0x10de, 0x0777), .driver_data = AZX_DRIVER_NVIDIA },
2557 { PCI_DEVICE(0x10de, 0x07fc), .driver_data = AZX_DRIVER_NVIDIA },
2558 { PCI_DEVICE(0x10de, 0x07fd), .driver_data = AZX_DRIVER_NVIDIA },
2559 { PCI_DEVICE(0x10de, 0x0ac0), .driver_data = AZX_DRIVER_NVIDIA },
2560 { PCI_DEVICE(0x10de, 0x0ac1), .driver_data = AZX_DRIVER_NVIDIA },
2561 { PCI_DEVICE(0x10de, 0x0ac2), .driver_data = AZX_DRIVER_NVIDIA },
2562 { PCI_DEVICE(0x10de, 0x0ac3), .driver_data = AZX_DRIVER_NVIDIA },
bedfcebb 2563 { PCI_DEVICE(0x10de, 0x0d94), .driver_data = AZX_DRIVER_NVIDIA },
2564 { PCI_DEVICE(0x10de, 0x0d95), .driver_data = AZX_DRIVER_NVIDIA },
2565 { PCI_DEVICE(0x10de, 0x0d96), .driver_data = AZX_DRIVER_NVIDIA },
2566 { PCI_DEVICE(0x10de, 0x0d97), .driver_data = AZX_DRIVER_NVIDIA },
f269002e
KY		 2567 /* Teradici */
2568 { PCI_DEVICE(0x6549, 0x1200), .driver_data = AZX_DRIVER_TERA },
4e01f54b 2569 /* Creative X-Fi (CA0110-IBG) */
313f6e2d
TI		 2570#if !defined(CONFIG_SND_CTXFI) && !defined(CONFIG_SND_CTXFI_MODULE)
2571 /* the following entry conflicts with snd-ctxfi driver,
2572 * as ctxfi driver mutates from HD-audio to native mode with
2573 * a special command sequence.
2574 */
4e01f54b
TI		 2575 { PCI_DEVICE(PCI_VENDOR_ID_CREATIVE, PCI_ANY_ID),
2576 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2577 .class_mask = 0xffffff,
2578 .driver_data = AZX_DRIVER_GENERIC },
313f6e2d
TI		 2579#else
2580 /* this entry seems still valid -- i.e. without emu20kx chip */
2581 { PCI_DEVICE(0x1102, 0x0009), .driver_data = AZX_DRIVER_GENERIC },
2582#endif
c4da29ca
YL		 2583 /* AMD Generic, PCI class code and Vendor ID for HD Audio */
2584 { PCI_DEVICE(PCI_VENDOR_ID_ATI, PCI_ANY_ID),
2585 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2586 .class_mask = 0xffffff,
2587 .driver_data = AZX_DRIVER_GENERIC },
1da177e4
LT		 2588 { 0, }
2589};
2590MODULE_DEVICE_TABLE(pci, azx_ids);
2591
2592/* pci_driver definition */
2593static struct pci_driver driver = {
2594 .name = "HDA Intel",
2595 .id_table = azx_ids,
2596 .probe = azx_probe,
2597 .remove = __devexit_p(azx_remove),
421a1252
TI		 2598#ifdef CONFIG_PM
2599 .suspend = azx_suspend,
2600 .resume = azx_resume,
2601#endif
1da177e4
LT		 2602};
2603
2604static int __init alsa_card_azx_init(void)
2605{
01d25d46 2606 return pci_register_driver(&driver);
1da177e4
LT		 2607}
2608
2609static void __exit alsa_card_azx_exit(void)
2610{
2611 pci_unregister_driver(&driver);
2612}
2613
2614module_init(alsa_card_azx_init)
2615module_exit(alsa_card_azx_exit)
Ubuntu Jammy Linux kernel mirror